Z8000 MICROPROCESSOR FAMILY

PROGRAMMING

1st EDITION



Z8000 MICROPROCESSOR FAMILY

PROGRAMMING

1st EDITION

JUNE 1990



CONTENTS

Instruction Set	1
Introduction	1
Functional Summary	1
Load and Exchange Instructions	1
Arithmetic Instructions	2
Logical Instructions	3
Program Control Instructions	3
Bit Manipulation Instructions	4
Rotate and Shift Instructions	5
Block Transfer And String Manipulation	5
Input/Output Instructions	6
CPU Control Instructions	7
Extended Instructions	7
Processor Flags	8
Condition Codes	9
Instruction Interrupts and Traps	9
Notation and Binary Encoding	10
Z8000 Instruction Descriptions and Formats	13
EPA Instruction Templates	169
Programmers Quick Reference	



Instruction Set

Introduction

This Manual describes the instruction set of the Z8000. An overview of the instructions are divided into ten functional groups. The instructions in each group are listed, followed by a summary description of the instructions. Significant characteristics shared by the instructions in the group, such as the available addressing modes, flags affected, or interruptibility, are described. Unusual instructions or features that are not typical of predecessor microprocessors are pointed out.

Following the functional summary of the instruction set, flags and condition codes are

discussed in relation to the instruction set. This is followed by a section discussing interruptibility of instructions and a description of traps. The last part of this chapter consists of a detailed description of each Z8000 instruction, listed in alphabetical order. This section is intended to be used as a reference by Z8000 programmers. The entry for each instruction includes a description of the instruction, addressing modes, assembly language mnemonics, instruction formats, execution times and simple examples illustrating the use of the instruction.

Functional Summary

This section presents an overview of the Z8000 instructions. For this purpose, the instructions may be divided into ten functional groups:

- Load and Exchange
- Arithmetic
- Logical
- Program Control
- Bit Manipulation
- Rotate and Shift
- Block Transfer and String Manipulation
- Input/Output
- CPU Control
- Extended Instructions

The Load and Exchange group includes a variety of instructions that provide for movement of data between registers, memory, and the program itself (i.e., immediate data). These instructions are supported with the widest range of addressing modes, including the Base (BA) and the Base Index (BX) mode which are available here only. None of these instructions affect any of the CPU flags.

The Load and Load Relative instructions transfer a byte, word, or long word of data from the source operand to the destination operand. A special one-word instruction, LDK, is also included to handle the frequent requirement for loading a small constant (0 to 15) into a register.

Load and Exchange Instructions.

Instruction	Operand(s)	Name of Instruction
CLR CLRB	dst	Clear
EX EXB	dst, src	Exchange
LD LDB LDL	dst, src	Load
LDA	dst, src	Load Address
LDAR	dst, src	Load Address Relative
LDK	dst, src	Load Constant
LDM	dst, src, num	Load Multiple
LDR LDRB LDRL	dst, src	Load Relative
POP. POPL	dst, src	Рор
PUSH PUSHL	dst, src	Push

These instructions basically provide one of the following three functions:

 Load a register with data from a register or a memory location.

1

- Load a memory location with data from a register.
- Load a register or a memory location with immediate data.

The memory location is specified using any of the addressing modes (IR, DA, X, BA, BX, RA).

The Clear and Clear Byte instructions can be used to clear a register or memory location to zero. While this is functionally equivalent to a Load Immediate where the immediate data is zero, this operation occurs frequently enough to justify a special instruction that is more compact and faster.

The Exchange instructions swap the contents of the source and destination operands.

The Load Multiple instruction provides for efficient saving and restoring of registers. This can significantly lower the overhead of procedure calls and context switches such as those that occur at interrupts. The instruction allows any contiguous group of 1 to 16 registers to be transferred to or from a memory area, which can be designated using the DA, IR or X addressing modes. (R0 is considered to follow R15, e.g., one may save R9-R15 and R0-R3 with a single instruction.)

Stack operations are supported by the PUSH, PUSHL, POP, and POPL instructions. Any general-purpose register (or register pair in segmented mode) may be used as the stack pointer except R0 and RR0. The source operand for the Push instructions and the destination operand for the Pop instructions may be a register or a memory location. specified by the DA, IR, or X addressing modes. Immediate data can also be pushed onto a stack one word at a time. Note that byte operations are not supported, and the stack pointer register must contain an even value when a stack instruction is executed. This is consistent with the general restriction of using even addresses for word and long word accesses.

The Load Address and Load Address Relative instructions compute the effective address for the DA, X, BA, BX and RA modes and return the value in a register. They are useful for management of complex data structures.

The Arithmetic group consists of instructions for performing integer arithmetic. The basic instructions use standard two's complement binary format and operations. Support is also provided for implementation of BCD arithmetic.

Arithmetic Instruction	Instructions Operand(s)	Name of Instruction
ADC ADCB	dst, src	Add with Carry
ADD ADDB ADDL	dst, src	Add
CP CPB CPL	dst, src	Compare
DAB	dst	Decimal Adjust
DEC DECB	dst, src	Decrement
DIV DIVL	dst, src	Divide
EXTS EXTSB EXTSL	dst	Extend Sign
INC INCB	dst, src	Increment
MULT MULTL	dst, src	Multiply
NEG NEGB	dst	Negate
SBC SBCB	dst, src	Subtract with Carry
SUB SUBB SUBL	dst, src	Subtract

Most of the instructions in this group perform an operation between a register operand and a second operand designated by any of the five basic addressing modes, and load the result into the register.

The arithmetic instructions in general alter the C, Z, S and P/V flags, which can then be tested by subsequent conditional jump instructions. The P/V flag is used to indicate arithmetic overflow for these instructions and it is referred to as the V (overflow) flag. The byte version of these instructions generally alters the D and H flags as well.

The basic integer (binary) operations are performed on byte, word or long word operands, although not all operand sizes are supported by all instructions. Multiple precision operations can be implemented in software using the Add with Carry, (ADC, ADCB),

Subtract with Carry (SBC, SBCB) and Extend Sign (EXTS, EXTSB, EXTSL) instructions.

BCD operations are not provided directly, but can be implemented using a binary addition (ADC, ADCB) or subtraction (SUBB, SBCB) followed by a decimal adjust instruction (DAB).

The Multiply and Divide instructions perform signed two's complement arithmetic on word or long word operands. The Multiply instruction (MULT) multiplies two 16-bit operands and produces a 32-bit result, which is loaded into the destination register pair. Similarly, Multiply Long (MULTL) multiplies two 32-bit operands and produces a 64-bit result, which is loaded into the destination register quadruple. An overflow condition is never generated by a multiply, nor can a true carry be generated. The carry flag is used instead to indicate where the product has too many significant bits to be contained entirely in the low-order half of the destination.

The Divide instruction (DIV) divides a 32-bit number in the destination register pair by a 16-bit source operand and loads a 16-bit guotient into the low-order half of the destination register. A 16-bit remainder is loaded into the high-order half. Divide Long (DIVL) operates similarly with a 64-bit destination register guadruple and a 32-bit source. The overflow flag is set if the quotient is bigger than the low-order half of the destination, or if the source is zero.

Logical Instructions.

Instruction	Operand(s)	Name of Instruction
AND ANDB	dst, src	And
COM COMB	dst	Complement
OR ORB	dst, src	Or
TEST TESTB TESTL	dst	Test
XOR XORB	dst, src	Exclusive Or

The instructions in this group perform logical operations on each of the bits of the operands. The operands may be bytes or words; logical operations on long word are not supported (except for TESTL) but are easily implemented with pairs of instructions.

The two-operand instructions, And (AND, ANDB), Or (OR, ORB) and Exclusive-Or (XOR,XORB) perform the appropriate logical operations on corresponding bits of the destination register and the source operand, which can be designated by any of four basic addressing modes (R, IR, DA, IM, X). The result is loaded into the destination register.

Complement (COM, COMB) complements the bits of the destination operand. Finally, Test (TEST, TESTB, TESTL) performs the OR operation between the destination operand and zero and sets the flags accordingly. The Complement and Test instructions can use four basic addressing modes to specify the destination.

The Logical instructions set the Z and S flags based on the result of the operation. The byte variants of these instructions also set the Parity Flag (P/V) if the parity of the result is even, while the word instructions leave this flag unchanged. The H and D flags are not affected by these instructions.

Program Control Instructions.

Instruction	Operand(s)	Name of Instruction
CALL	dst	Call Procedure
CALR	dst	Call Procedure Relative
DJNZ DBJNZ	r, dst	Decrement and Jump if Not Zero
IRET		Interrupt Return
JP	cc, dst	Jump
JR	cc, dst	Jump Relative
RET	сс	Return from Procedure
SC	src	System Call

This group consists of the instructions that affect the Program Counter (PC) and thereby control program flow. General-purpose registers and memory are not altered except for the processor stack pointer and the processor stack, which play a significant role in procedures and interrupts. (An exception is Decrement and Jump if Not Zero (DJNZ), which uses a register as a loop counter.) The flags are also preserved except for IRET which réloads the program status, including the flags, from the processor stack.

The Jump (JP) and Jump Relative (JR) instructions provide a conditional transfer of control to a new location if the processor flags

statisfy the condition specified in the condition code field of the instruction. Jump Relative is a one-word instruction that will jump to any instruction within the range -254 to +256 bytes from the current location. Most conditional jumps in programs are made to locations only a few bytes away; the Jump Relative instruction exploits this fact to improve code compactness and efficiency.

Call and Call Relative are used for calling procedures; the current contents of the PC are pushed onto the processor stack, and the effective address indicated by the instruction is loaded into the PC. The use of a procedure address stack in this manner allows straightforward implementation of nested and recursive procedures. Like Jump Relative, Call Relative provides a one-word instruction for calling nearby subroutines. However, a much larger range, -4092 to +4098 bytes for CALR instruction, is provided since subroutine calls exhibit less locality than normal control transfers.

Both Jump and Call instructions are available with the indirect register, indexed and relative address modes in addition to the direct address mode. These can be useful for implementing complex control structures such as dispatch tables.

The Conditional Return instruction is a companion to the Call instruction; if the condition specified in the instruction is satisfied, it loads the PC from the stack and pops the stack.

A special instruction, Decrement and Jump if Not Zero (DJNZ, DBJNZ), implements the control part of the basic PASCAL FOR loop in a one-word instruction.

System Call (SC) is used for controlled access to facilities provided by the operating system. It is implemented identically to a trap or interrupt: the current program status is pushed onto the system processor stack followed by the instruction itself, and a new program status is loaded from a dedicated part of the Program Status Area. An 8-bit immediate source field in the instruction is ignored by the CPU hardware. It can be retrieved from the stack by the software which handles system calls and interpreted as desired, for example as an index into a dispatch table to implement a call to one of the services provided by the operating system. Interrupt Return (IRET) is used for returning from interrupts and traps, including system calls, to the interrupted routines. This is a privileged instruction.

Bit Manipulation Instructions

Instruction	Operand(s)	Name of Instruction
BIT BITB	dst, src	Bit Test
RES RESB	dst, src	Reset Bit
SET SETB	dst, src	Set Bit
TSET TSETB	dst	Test and Set
TCC TCCB	cc, dst	Test condition code

The instructions in this group are useful for manipulating individual bits in registers or memory. In most computers, this has to be done using the logical instructions with suitable masks, which is neither natural nor efficient.

The Bit Set (SET, SETB) and Bit Reset (RES, RESB) instructions set or clear a single bit in the destination byte or word, which can be in a register or in a memory location specified by any of the five basic addressing modes. The particular bit to be manipulated may be specified statically by a value (0 to 7 for byte, 0 to 15 for word) in the instruction itself or it may be specified dynamically by the contents of a register, which could have been computed by previous instructions. In the latter case, the destination is restricted to a register. These instructions leave the flags unaffected. The companion Bit Test instruction (BIT, BITB) similarly tests a specified bit and sets the Z flag according to the state of the bit.

The Test and Set instruction (TSET, TSETB) is useful in multiprogramming and multiprocessing environments. It can be used for implementing synchronization mechanisms between processes on the same or different CPUs.

Another instruction in this group, Test Condition Code (TCC, TCCB) sets a bit in the destination register based on the state of the flags as specified by the condition code in the instruction. This may be used to control subsequent operation of the program after the flags have been changed by intervening

instructions. It may also be used by language compilers for generating boolean values.

Rotate and S Instruction	Shift Instructi Operand(s)	ons. Name of Instruction
RL RLB	dst, src	Rotate Left
RLC RLCB	dst, src	Rotate Left through Carry
RLDB	dst, src	Rotate Left Digit
RR RRB	dst, src	Rotate Right
RRC RRCB	dst, src	Rotate Right through Carry
RRDB	dst, src	Rotate Right Digit
SDA SDAB SDAL	dst, src	Shift Dynamic Arithmetic
SDL SDLB SDLL	dst, src	Shift Dynamic Logical
SLA SLAB SLAL	dst, src	Shift Left Arithmetic
SLL SLLB SLLL	dst, src	Shift Left Logical
SRA SRAB SRAL	dst, src	Shift Right Arithmetic
SRL SRLB SRLL	dst, src	Shift Right Logical

This group contains a rich repertoire of instructions for shifting and rotating data registers.

Instructions for shifting arithmetically or logically in either direction are available. Three operand lengths are supported: 8, 16 and 32 bits. The amount of the shift, which may be any value up to the operand length, can be specified statically by a field in the instruction or dynamically by the contents of a register. The ability to determine the shift amount dynamically is a useful feature, which is not available in most minicomputers.

The rotate instructions will rotate the contents of a byte or word register in either direction by one or two bits; the carry bit can be included in the rotation. A pair of digit rotation instructions (RLDB, RRDB) are especially useful in manipulating BCD data.

Block Transfer And String Manipulation Instructions.

Instruction	5.	
Instruction	Operand(s)	Name of Instruction
CPD CPDB	dst, src, r, cc	Compare and Decrement
CPDRB	dst, src, r, cc̀	Compare, Decrement and Repeat
CPI CPIB	dst, src, r, cc	Compare and Increment
CPIR CPIRB	dst, src, r, cc	Compare, Increment and Repeat
CPSD CPSDB	dst, src, r, cc	Compare String and Decrement
CPSDR CPSDRB	dst, src, r, cc	Compare String, Decrement and Repeat
CPSI CPSIB	dst, src, r, cc	Compare String and Increment
CPSIR CPSIRB	dst, src, r, cc	Compare String, Increment and Repeat
LDD LDDB	dst, src, r	Load and Decrement
LDDR LDRB	dst, src, r	Load, Decrement and Repeat
LDI LDIB	dst, src, r	Load and Increment
LDIR LDIRB	dst, src, r	Load, Increment and Repeat
TRDB	dst, src, r	Translate and Decrement
TRDRB	dst, src, r	Translate, Decrement and Repeat
TRIB	dst, src, r	Translate and Increment
TRIRB	dst, src, r	Translate, Increment and Repeat
TRTDB	srcl, src2, r	Translate, Test and Decrement
TRTDRB	srcl, src2, r	Translate, Test, Decrement and Repeat
TRTIB	srcl, src2, r	Translate, Test and Increment
TRTIRB	srcl, src2, r	Translate, Test, Increment and Repeat

This is an exceptionally powerful group of instructions that provides a full complement of string comparison, string translation and block transfer functions. Using these instructions, a byte or word block of any length up to 64K bytes can be moved in memory; a byte or word string can be searched until a given value is found; two byte or word strings can be compared; and a byte string can be translated by using the value of each byte as the address of

its own replacement in a translation table. The more complex Translate and Test instructions skip over a class of bytes specified by a translation table, detecting bytes with values of special interest.

All the operations can proceed through the data in either direction. Furthermore, the operations may be repeated automatically while decrementing a length counter until it is zero, or they may operate on one storage unit per execution with the length counter decremented by one and the source and destination pointer registers properly adjusted. The latter form is useful for implementing more complex operations in software by adding other instructions within a loop containing the block instructions.

Any word register can be used as a length counter in most cases. If the execution of the instruction causes this register to be decremented to zero, the P/V flag is set. The autorepeat forms of these instructions always leave this flag set.

The D and H flags are not affected by any of these instructions. The C and S flags are preserved by all but the compare instructions.

These instructions use the Indirect Register (IR) addressing mode: the source and destination operands are addressed by the contents of general-purpose registers (word registers in nonsegmented mode and register pairs in segmented mode). Note that in the segmented mode, only the low-order half of the register pair gets incremented or decremented as with all address arithmetic in the Z8000.

The repetitive forms of these instructions are interruptible. This is essential since the repetition count can be as high as 65,536 and the instructions can take 9 to 14 cycles for each iteration after the first one. The instruction can be interrupted after any iteration. The address of the instruction itself, rather than the next one, is saved on the stack, and the contents of the operand pointer registers, as well as the repetition counter, are such that the instruction can simply be reissued after returning from the interrupt without any visible difference in its effect.

This group consists of instructions for transferring a byte, word or block of data between peripheral devices and the CPU registers or memory. Two separate I/O address spaces with 16-bit addresses are recognized, a Standard I/O address space and a Special I/O address space. The latter is intended for use with special Z8000 Family devices, typically the Z-MMU. Instructions that operate on the Special I/O address space are prefixed with the word "special." Standard I/O and Special I/O instructions generate different codes on the CPU status lines. Normal 8-bit peripherals

Input/Output Instructions.

Input/Output Instructions.					
Instruction	Operand(s)	Name of Instruction			
IN INB	dst, src	Input .			
IND INDB	dst, src, r	Input and Decrement			
INDR INDRB	dst, src, r	Input, Decrement and Repeat			
INI INIB	dst, src, r	Input and Increment			
INIR INIRB	dst, src, r	Input, Increment and Repeat			
OTDR OTDRB	dst, src, r	Output, Decrement and Repeat			
OTIR OTIRB	dst, src, r	Output, Increment and Repeat			
OUT OUTB	dst, src	Output			
OUTD OUTDB	dst, src, r	Output and Decrement			
OUTI OUTIB	dst, src, r	Output and Increment			
SIN SINB	dst, src	Special Input			
SIND SINDB	dst, src, r	Special Input and Decrement			
SINDR SINDRB	dst, src, r	Special Input, Decrement and Repeat			
SINI SINIB	dst, src, r	Special Input and Increment			
SINIR SINIRB	dst, src, r	Special Input, Increment and Repeat			
SOTDR SOTDRB	dst, src, r	Special Output, Decrement and Repeat			
SOTIR SOTIRB	dst, src, r	Special Output, Increment and Repeat			
SOUT SOUTB	dst, src	Special Output			
SOUTD SOUTDB	dst, src, r	Special Output and Decrement			
SOUTI SOUTIB	dst, src, r	Special Output and Increment			

are connected to bus lines AD_0-AD_7 . Standard I/O byte instructions use odd addresses only. Special 8-bit peripherals such as the MMU, which are used with special I/O instructions, are connected to bus lines AD_8-AD_{15} . Special I/O byte instructions use even addresses only.

The instructions for transferring a single byte or word (IN, INB, OUT, OUTB, SIN, SINB, SOUT, SOUTB) can transfer data between any general-purpose register and any port in either address space. For the Standard I/O instructions, the port number may be specified statically in the instruction or dynamically by the contents of the CPU register. For the Special I/O instructions the port number is specified statically.

The remaining instructions in this group form a powerful and complete complement of instructions for transferring blocks of data between I/O ports and memory. The operation of these instructions is very similar to that of the block move instructions described earlier, with the exception that one operand is always an I/O port which remains unchanged as the address of the other operand (a memory location) is incremented or decremented. These instructions are also interruptible.

CPU Control Instructions.

Instruction	Operand(s)	Name of Instruction
COMFLG	flag	Complement Flag
DI	int	Disable Interrupt
EI	int	Enable Interrupt
HALT		Halt
LDCTL LDCTLB	dst, src	Load Control Register
LDPS	src	Load Program Status
MBIT		Multi-Micro Bit Test
MREQ	dst	Multi-Micro Request
MRES		Multi-Micro Reset
MSET		Multi-Micro Set
NOP		No Operation
RESFLG	flag	Reset Flag
SETFLG	flag	Set Flag

All I/O instructions are privileged, i.e. they can only be executed in system mode. The single byte/word I/O instructions don't alter any flags. The block I/O instructions, including the single iteration variants, alter the Z and P/V flags. The latter is set when the repetition counter is decremented to zero.

The instructions in this group relate to the CPU control and status registers (FCW, PSAP, REFRESH, etc.), or perform other unusual functions that do not fit into any of the other groups, such as instructions that support multimicroprocessor operation. Most of these instructions are privileged, with the exception of NOP and the instructions operating on the flags (SETFLG, RESFLG, COMFLG, LDCTLB).

Extended Instructions. The Z8000 architecture includes a powerful mechanism for extending the basic instruction set through the use of external devices known as Extended Processing Units (EPUs). A group of six opcodes, OE, OF, 4E, 4F, 8E and 8F (in hexadecimal), is dedicated for the implementation of extended instructions using this facility. The five basic addressing modes (R, IR, DA, IM and X) can be used by extended instructions for accessing data for the EPUs.

There are four types of extended instructions in the Z8000 CPU instruction repertoire: EPU internal operations; data transfers between memory and EPU; data transfers between EPU and CPU; and data transfers between EPU flag registers and CPU flag and control word. The last type is useful when the program must branch based on conditions determined by the EPU. The action taken by the CPU upon encountering extended instructions is dependent upon the EPA control bit in the CPU's FCW. When this bit is set, it indicates that the system configuration includes EPUs; therefore, the instruction is executed. If this bit is clear, the CPU traps (extended instruction trap) so that a trap handler in software can emulate the desired operation.

Processor Flags

The processor flags are a part of the program status. They provide a link between sequentially executed instructions in the sense that the result of executing one instruction may alter the flags, and the resulting value of the flags may be used to determine the operation of a subsequent instruction, typically a conditional jump instruction. An example is a Test followed by a Conditional Jump:

TEST RI	!sets Z flag if R1 = 0!
JR Z, DONE	lgo to DONE if Z flag is set!

DONE:

The program branches to DONE if the TEST sets the Z flag, i.e., if R1 contains zero.

The program status has six flags for the use of the programmer and the Z8000 processor:

- Carry (C)
- Zero (Z)
- Sign (S)
- Parity/Overflow (P/V)
- Decimal Adjust (D)
- Half Carry (H)

The flags are modified by many instructions, including the arithmetic and logical instructions.

Appendix C lists the instructions and the flags they affect. In addition, there are Z8000 CPU control instructions which allow the programmer to set, reset (clear), or complement any or all of the first four flags. The Half-Carry and Decimal-Adjust flags are used by the Z8000 processor for BCD arithmetic corrections. They are not used explicitly by the programmer.

The FLAGS register can be separately loaded by the Load Control Register (LDCTLB) instruction without disturbing the control bits in the other byte of the FCW. The contents of the flag register may also be saved in a register or memory.

The Carry (C) flag, when set, generally indicates a carry out of or a borrow into the highorder bit position of a register being used as an accumulator. For example, adding the 8-bit numbers 225 and 64 causes a carry out of bit 7 and sets the Carry flag:

			1	Bit					
	7	6	5	4	3	2	1	0	
225 + 64	1	1	1	0	0	0	0	1	
289				0	0	0	0	1	
	L ►1	=	Carry fl	ag					

The Carry flag plays an important role in the implementation of multiple-precision arithmetic (see the ADC, SBC instructions). It is also involved in the Rotate Left Through Carry (RLC) and Rotate Right Through Carry (RRC) instructions. One of these instructions is used to implement rotation or shifting of long strings of bits.

The Zero (Z) flag is set when the result register's contents are zero following certain operations. This is often useful for determining when a counter reaches zero. In addition, the block compare instructions use the Z flag to indicate when the specified comparison condition is satisfied.

The Sign (S) flag is set to one when the most significant bit of a result register contains a one (a negative number in two's complement notation) following certain operations.

The Overflow (V) flag, when set, indicates that a two's complement number in a result register has exceeded the largest number or is less than the smallest number that can be represented in a two's complement notation. This flag is set as the result of an arithmetic operation. Consider the following example:

				Bit				
	7	6	5	4	3	2	.1	0
120	0	1	1	0	1	0	0	1
+105	0	1	1	0	1	0	0	1
225		1	1	0	0	0	0	1
		=	Overfl	ow flag	1			

The result in this case (-95 in two's complement notation) is incorrect, thus the overflow flag would be set.

The same bit acts as a Parity (P) flag following logical instructions on byte operands. The number of one bits in the register is counted and the flag is set if the total is even (that is, P = 1). If the total is odd (P = 0), the flag is reset. This flag is often referred to as the P/V flag.

Processor Flags (Continued)

The Block Move and String instructions and the Block I/O instructions use the P/V flag to indicate the repetition counter has decremented to 0.

The Decimal-Adjust (D) flag is used for BCD arithmetic. Since the algorithm for correcting BCD operations is different for addition and subtraction, this flag is used to record whether an add or subtract instruction was executed so that the subsequent Decimal Adjust (DAB) instruction can perform its function correctly (See the DAB instruction for further discussion

on the use of this flag).

The Half-Carry (H) flag indicates a carry out of bit 3 or a borrow into bit 3 as the result of adding or subtracting bytes containing two BCD digits each. This flag is used by the DAB instruction to convert the binary result of a previous decimal addition or subtraction into the correct decimal (BCD) result.

Neither the Decimal-Adjust nor the Half-Carry flag is normally accessed by the programmer.

Condition Codes

The first four flags, C, Z, S, and P/V, are used to control the operation of certain "conditional" instructions such as the Conditional Jump. The operation of these instructions is a function of whether a specified boolean condition on the four flags is satisfied or not. It would take 16 bits to specify any of the 65,536 (2¹⁶) boolean functions of the four flags. Since only a very small fraction of these are generally of interest, this procedure would be very wasteful. Sixteen functions of the flag settings found to be frequently useful are encoded in a 4-bit field called the condition code, which

Instruction Interrupts and Traps

This section looks at the relation-ship between instructions ans interrupts.

When the CPU receives an interrupt request, and it is enabled for interrupts of that class, the interrupt is normally processed at the end of the current instruction. However, certain instructions which might take a long time to complete are designed to be interruptible so as to minimize the length of time it takes the CPU to respond to an interrupt. These are the iterative versions of the String and Block instructions and the Block I/O instruction. If an interrupt request is received during one of these interruptible instructions, the instruction is suspended after the current iteration. The address of the instruction itself, rather than the address of the following instruction, is saved on the stack, so that the same instruction is executed again when the interrupt handler executes an IRET. The conforms a part of all conditional instructions.

The condition codes and the flag settings they represent are listed in Section 6.6.

Although there are sixteen unique condition codes, the assembler recognizes more than sixteen mnemonics for the conditional codes. Some of the flag settings have more than one meaning for the programmer, depending on the context (PE & OV, Z & EQ, C & ULT, etc.). Program clarity is enhanced by having separate mnemonics for the same binary value of the condition codes in these cases.

tents of the repetition counter and the registers which index into the block operands are such that after each iteration when the instruction is reissued upon returning from an interrupt, the effect is the same as if the instruction were not interrupted. This assumes, of course, the interrupt handler preserved the registers, which is a general requirement on interrupt handlers.

The longest noninterruptible instruction that can be used in normal mode is Divide Long (749 cycles in the worst case). Multi-Micro-Request, a privileged instruction, can take longer depending on the contents of the destination register.

Traps are synchronous events that result from the execution of an instruction. The action of the CPU in response to a trap condition is similar to the case of an interrupt (see Section 7). Traps are non-maskable.

Instruction Interrupts and Traps (Continued)

The Z8000 CPUs implement four kinds of traps:

- Extended Instruction
- Privileged Instruction in normal mode
- Segmentation violation
- System Call

The Extended Instruction trap occurs when an Extended Instruction is encountered, but the Extended Processor Architecture Facility is disabled, i.e., the EPA bit in the FCW is a zero. This allows the same software to be run on Z8000 system configurations with or without EPUs. On systems without EPUs, the desired extended instructions can be emulated by software which is invoked by the Extended Instruction trap.

Notation and Binary Encoding

The rest of this chapter consists of detailed descriptions of each instruction, listed in alphabetical order. This section describes the notational conventions used in the instruction descriptions and the binary encoding for some of the common instruction fields (e.g., register designation fields).

The description of an instruction begins with the instruction mnemonic and instruction name in the top part of the page. Privileged instructions are also identified at the top.

The assembler language syntax is then given in a single generic form that covers all the variants of the instruction, along with a list of applicable addressing modes.

Example:

AND dst, src	dst:	R					
ANDB	src:	R,	IM,	IR,	DA,	Х	

The operation of the instruction is presented next, followed by a detailed discussion of the instruction.

The next part specifies the effect of the instruction on the processor flags. This is followed by a table that presents all the variants of the instruction for each applicable addressing mode and operand size. For each of these variants, the following information is provided:

A. Assembler Language Syntax. The syntax is shown for each applicable operand width

The privileged instruction trap serves to protect the integrity of a system from erroneous or unauthorized actions of arbitrary processes. Certain instructions, called privileged instructions, can only be executed in system mode. An attempt to execute one of these instructions in normal mode causes a privileged instruction trap. All the I/O instructions and most of the instructions that operate on the FCW are privileged, as are instructions like HALT and IRET.

The System Call instruction always causes a trap. It is used to transfer control to system mode software in a controlled way, typically to request supervisor services.

(byte, word or long). The invariant part of the syntax is given in UPPER CASE and must appear as shown. Lower case characters represent the variable part of the syntax, for which suitable values are to be substituted. The syntax shown is for the most basic form of the instruction recognized by the assembler. For example,

ADD Rd,#data

represents a statement of the form ADD R3,#35. The assembler will also accept variations like ADD TOTAL, #NEW-DELTA where TOTAL, NEW and DELTA have been suitably defined.

The following notation is used for register operands:

Rd, Rs, etc.:	a word register in the range R0-R15
Rbd Rbs:	a byte register RHn or
RRd RRs:	RLn where n = 0 - 7 a register pair RR0, RR2, RR14
RQd:	a register quadruple RQ0, RQ4, RQ8 or RQ12

The "s" or "d" represents a source or destination operand. Address registers used in Indirect, Base and Base Index addressing modes represent word registers in nonsegmented mode and register pairs in segmented mode. A one-word register used in segmented

Notation and Binary Encoding (Continued)

mode is flagged and a footnote explains the situation.

B. Instruction Format. The binary encoding of the instruction is given in each case for both the nonsegmented and segmented modes. Where applicable, both the short and long forms of the segmented version are given (SS and SL).

The instruction formats for byte and word versions of an instruction are usually combined. A single bit, labeled "w," distinguishes them: a one indicates a word instruction, while a zero indicates a byte instruction.

Fields specifying register operands are identified with the same symbols (Rs, RRd, etc.) as in Assembler Language Syntax. In some cases, only honzero values are permitted for certain registers, such as index registers. This is indicated by a notation of the form "RS $\neq 0."$

The binary encoding for register fields is as follows:

Register				Binary
RQ0	RRO	RO	RH0	0000
		R1	RH1	0001
	RR2	R2	RH2	0010
		R3	RH3	0011

	Regi		Binary	
RQ4	RR4	R4	RH4	0100
		R5	'RH5	0101
	RR6	R6	RH6	0110
		R7	RH7	0111
RQ8	RR8	R8	RLO	1000
		R9	RL1	1001
	RR10	R10	RL2	1010
		R11	RL3	1011
RQ12	RR12	R12	RL4	1100
		R13	RL5	1101
	RR14	R14	RL6	1110
		R15	RL7	1111

For easy cross-references, the same symbols are used in the Assembler Language Syntax and the instruction format. In the case of addresses, the instruction format in segmented mode uses "segment" and "offset" to correspond to "address," while the instruction format contains "displacement," indicating that the assembler has computed the displacement and inserted it as indicated.

A condition code is indicated by "cc" in both the Assembler Language Syntax and the instruction formats. The condition codes, the flag settings they represent, and the binary encoding in the instruction are as follows:

Notation and Binary Encoding (Continued)

c	ode	Meaning	Flag Setting	Binary
F		Always false		0000
		Always true		1000
Z		Zero	Z = 1	0110
N	Z	Not zero	Z = 0	1110
C	3	Carry	C = 1	. 0111
N	IC	No carry	C = 0	1111
P	L	Plus	S = 0	1101
M	ſI	Minus	S = 1	0101
N	E	Not equal	Z = 0	1110
E	Q	Equal	Z = 1	0110
C	V	Overflow	V = 1	0100
N	OV	No overflow	V = 0	1100
P	E	Parity even	P = 1	0100
P	Ó	Parity odd	P = 0	1100
G	Ε	Greater than or equal	(S XOR V) = 0	1001
L	Т	Less than	(S XOR V) = 1	0001
G	Τ	Greater than	(Z OR (S XOR V)) = 0	1010
L	E	Less than or equal	(Z OR (S XOR V)) = 1	0010
<u>U</u>	GE	Unsigned greater than or equal	C = 0	1111
U	ILT	Unsigned less than	C = 1	0111
U	GT	Unsigned greater than	((C = 0) AND (Z = 0)) = 1	1011
U	ILE	Unsigned less than or equal	(C OR Z) = 1	0011

Note that some of the condition codes correspond to identical flag settings: i.e., Z-EQ, NZ-NE, NC-UGE, PE-OV, PO-NOV.

C. Cycles. This line gives the execution time of the instructions in CPU cycles.

D. Example. A short assembly language example is given showing the use of the instruction.

Z8000 Instruction Descriptions and Formats

ADC Add With Carry

	ADC dst, src ADCB	dst: R src: R	
Operation:	dst 🛶 dst + sr	c + c	
	tion operand ar not affected. Tv metic, this instr	rand, along with the setting of the add the sum is stored in the destination vo's complement addition is perform uction permits the carry from the ar the addition of high-order operand	on. The contents of the source are ned. In multiple precision arith- ddition of low-order operands to
Flags:	otherwise Z: Set if the res S: Set if the res V: Set if arithm and the resu D: ADC—unaff H: ADC—unaff	is a carry from the most significant is sult is zero; cleared otherwise sult is negative; cleared otherwise etic overflow occurs, that is, if both it is of the opposite sign; cleared of ected; ADCB—cleared ected; ADCB—set if there is a carr; er four bits of the result; cleared oth	operands were of the same sign therwise y from the most significant bit of
		Noncogmonted Mode	Sogmonted Mode

Addressing Assembler Language		Nonsegmented Mode		Segmented Mode		
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
R:	ADC Rd, Rs ADCB Rbd, Rbs	10 11010 W Rs Rd	5	10 11010 W Rs Rd	5	

Example:

Long addition can be done with the following instruction sequence, assuming R0, R1 contain one operand and R2, R3 contain the other operand:

ADD	R1,R3	!add low-order words!
ADC	R0,R2	add carry and high-order words!

If R0 contains %0000, R1 contains %FFFF, R2 contains %4320 and R3 contains %0001, then the above two instructions leave the value %4321 in R0 and %0000 in R1.

ADD Add ADD dst, src dst: R src: R, IM, IR, DA, X ADDB ADDL **Operation:** dst - dst + src The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are not affected. Two's complement addition is performed. Flags: C: Set if there is a carry from the most significant bit of the result; cleared otherwise Z: Set if the result is zero; cleared otherwise S: Set if the result is negative; cleared otherwise V: Set if arithmetic overflow occurs, that is, if both operands were of the same sign and the result is of the opposite sign; cleared otherwise D: ADD, ADDL-unaffected; ADDB-cleared

H: ADD, ADDL—unaffected; ADDB—set if there is a carry from the most significant bit of the low-order four bits of the result; cleared otherwise

Source		Nonsegmented Mode		Segmented Mode		
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
R:	ADD Rd, Rs ADDB Rbd, Rbs	1000000W Rs Rd	4	100000W Rs Rd	4	
	ADDL RRd, RRs	10 010110 RRs RRd	8	10 010110 RRs RRd	8	
IM:	ADD Rd, #data	00 00001 0000 Rd data	7	00 000001 0000 Rd data	7	
	ADDB Rbd, #data	00 00000 0000 Rd data data	,7	00 00000 0000 Rd data data	7	
	ADDL RRd, #data	0.0 0.1.0.1.1.0 0.0.0.0 RRd 31 data (high) 16 15 data (low) 0	14	0.0 0.1.0.1.1.0 0.0.0.0 RRd 31 data (high) 16 15 data (low) 0	14	
IR:	ADD Rd, @Rs1 ADDB Rbd, @Rs1	0000000W Rs≠0 Rd	7	000000W Rs≠0 Rd	7	
	ADDL RRd, @Rs1	00 010110 Rs≠0 RRd	14	00 010110 Rs≠0 RRd	14	

ADD Add

Source Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode		
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
DA:	ADD Rd, address ADDB Rbd, address	0100000 W 0000 Rd address	9	SS 0 1 0 0 0 0 0 W 0 0 0 0 0 Rd 0 segment offset	10	
				01 00000 W 0000 Rd 1 segment 00000000 offset	12	
	ADDL RRd, address	01 010110 0000 RRd address	15	SS 0 1 0 1 0 1 1 0 0 0 0 0 RRd 0 segment offset	16	
		·		01 010110 0000 RRd 1 segment 0000000 offset	18	
X :	ADD Rd, addr(Rs) ADDB Rbd, addr(Rs)	0 1 0 0 0 0 0 W Rs≠0 Rd address	10	SS <mark>010000W Rs≠0 Rd 0 segment offset</mark>	10	
				01 0000 W Rs≠0 Rd 1 segment 000000 offset	13	
	ADDL RRd, addr(Rs)	01 010110 Rs≠0 RRd address	16	SS 01 010110 Rs≠0 RRd 0 segment offset	16	
				01 0101010 Rs≠0 RRd SL 1 segment 00000000 offset	19	

Example:

ADD R2, AUGEND !augend A located at %1254! Before instruction execution:



After instruction execution:



AND And

	AND dst, src ANDB	dst: R src: R, IM, IR, DA, X
Operation:	dst 🗕 dst AND src	
	and destination operands, and	formed between the corresponding bits of the source the result is stored in the destination. A one bit is ding bits in the two operands are both ones; otherwise e contents are not affected.
Flags:		red otherwise t of the result is set; cleared otherwise — set if parity of the result is even; cleared otherwise

Source	8	Nonsegmented Mode		Segmented Mode	
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	AND Rd, Rs ANDB Rbd, Rs	1000011WRsRd	4	1000011W Rs Rd	4
IM:	AND Rd, #data	00 000111 0000 Rd data	7	00 000111 0000 Rd data	7
	ANDB Rbd, #data	00 000110 0000 Rd data data	7	00 000110 0000 Rd data data	
IR:	AND Rd, @Rs1 ANDB Rbd, @Rs1	0000011 W Rs≠0 Rd	7	0000011W Rs≠0 Rd	7
DA:	AND Rd, address ANDB Rbd, address	0 1 0 0 0 1 1 W 0 0 0 0 Rd address	9	SS 0 1 0 0 0 1 1 W 0 0 0 0 Rd 0 segment offset	10
				0100011 W 0000 Rd 1 segment 0000 0000 offset	12
X:	AND Rd, addr(Rs) ANDB Rbd, addr(Rs)	0 1 0 0 0 1 1 W Rs≠0 Rd address	10	SS 0 1 0 0 0 1 1 W Rs ≠ 0 Rd 0 segment offset	10
				01 00011 W Rs≠0 Rd SL 1 segment 0000 0000 offset	13

Example: ANDB RL3, # %CE

Before instruction execution:

RL3	Flags
1 1 1 0 0 1 1 1	CZSP/VDH
	czspdh

After instruction execution:

RL3	Flags
11000110	CZSP/VDH
	c 0 1 1 d h

BIT Bit Test

BIT dst, src BITB dst: R, IR, DA, X src: IM or dst: R src: R Operation: Z ← NOT dst (src)

The specified bit within the destination operand is tested, and the Z flag is set to one if the specified bit is zero; otherwise the Z flag is cleared to zero. The contents of the destination are not affected. The bit number (the source) can be specified statically as an immediate value, or dynamically as a word register whose contents are the bit number. In the dynamic case, the destination operand must be a register, and the source operand must be R0 through R7 for BITB, or R0 through R15 for BIT. The bit number is a value from 0 to 7 for BITB, or 0 to 15 for BIT, with 0 indicating the least significant bit. Note that only the lower four bits of the source operand are used to specify the bit number for BIT, while only the lower three bits of the source operand are used for BITB.

Flags:


C: Unaffected

Z: Set if specified bit is zero; cleared otherwise
S: Unaffected
V: Unaffected
D: Unaffected

H: Unaffected

Bit Test Static

Destination Addressing	Accombion I common	Nonsegmented Mode		Segmented Mode	
Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	BIT Rd, b BITB Rbd, b	10 10011 W Rd b	4	10 10011 W Rd b	4
IR:	BIT @Rd ¹ , b BITB @Rd ¹ , b	00 10011 W Rd≠0 b	8	00 10011 W Rd≠0 b	8
DA:	BIT address, b BITB address, b	01 10011 W 0000 b address	10	SS 01 10011 W 0000 b 0 segment offset	11
				01 10011 W 0000 b 1 segment 0000 0000 offset	13



Example:

If register RH2 contains %B2 (10110010), the instruction BITB RH2, #0

will leave the Z flag set to 1.

CALL Call

	CALL dst	dst: IR, DA, X
ration:	Nonsegmented $SP \leftarrow SP - 2$ $C \rightarrow SP \leftarrow PC$ $PC \leftarrow dst$	Segmented SP ← SP − 4 @SP ← PC PC ← dst
	processor stack. The sta	the program counter (PC) are pushed onto the top of the ck pointer used is R15 in nonsegmented mode, or RR14 ir

processor stack. The stack pointer used is R15 in nonsegmented mode, or RR14 in segmented mode. (The program counter value used is the address of the first instruction byte following the CALL instruction.) The specified destination address is then loaded into the PC and points to the first instruction of the called procedure. At the end of the procedure a RET instruction can be used to return to original program. RET pops the top of the processor stack back into the PC.

Flags:

Oper

No flags affected

Destination Addressing Assembler Language		Nonsegmented Mode	÷	Segmented Mode		
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
IR:	CALL @ Rd!	00 011111 Rd 0000	10	00 011111 Rd 0000	15	
DA:	CALL address	01 011111 0000 0000 address	12	SS 01 011111 0000 0000 0 segment offset	18	
				SL 01 011111 0000 0000 1 segment 0000 0000 offset	20	
Х:	CALL addr(Rd)	01 011111 Rd≠0 0000 address	13	SS 01 011111 Rs≠0 0000 0 segment offset	18	
				01 0111111 Rs≠0 0000 SL 1 segment 0000 0000 offset	21	

Example:

In nonsegmented mode, if the contents of the program counter are %1000 and the contents of the stack pointer (R15) are %3002, the instruction

CALL %2520

causes the stack pointer to be decremented to %3000, the value %1004 (the address following the CALL instruction with direct address mode specified) to be loaded into the word at location %3000, and the program counter to be loaded with the value %2520. The program counter now points to the address of the first instruction in the procedure to be executed.

CALR Call Relative

	CALR dst		dst: RA				
Operation:	Nonsegmentec SP ← SP - 2 @SP ← PC PC ← PC - (t)	Segment SP - SI @SP - 1 PC - P	P – 4	lacement)	
	processor stac segmented. (T byte following	ontents of the prog k. The stack point he program count the CALR instruc- e PC and points to	er used is er value tion.) Th	s R15 if no used is th e destinat	onsegmented, e address of t ion address is	or RR14 if he first instru calculated a	iction
		the procedure a R RET pops the top					riginal
	instruction, the destination ad +2047. Thus, from the start is not affected	n address is calcu en subtracting this dress. The displac the destination ad of the CALR instru- . The assembler ar e PC value of the	s value fra ement is dress mus uction. In utomatica	om the cu a 12-bit s st be in th segment illy calcul	rrent value of igned value ir e range –409 ed mode, the ates the displa	the PC to de the range - 12 to +4098 b PC segment accement by	-2048 to oytes number
Flags:	No flags affect	ed					
					-		

Destination Addressing		Nonsegmented Mode		Segmented Mode	
Addressing Assembler Language Mode Syntax		Instruction Format	Cycles	Instruction Format	Cycles
RA:	CALR address	1101 displacement	10	1101 displacement	15

Example:

In nonsegmented mode, if the contents of the program counter are %1000 and the contents of the stack pointer (R15) are %3002, the instruction

CALR PROC

causes the stack pointer to be decremented to %3000, the value %1004 (the address following the CALR instruction) to be loaded into the word location %3000, and the program counter to be loaded with the address of the first instruction in procedure PROC.

CLR Clear

CLR dst dst: R, IR, DA, X CLRB **Operation:** dst 🗕 0 The destination is cleared to zero. Flags: No flags affected. Segmented Mode Destination **Nonsegmented Mode** Addressing Assembler Language Mode Syntax Instruction Format Cycles Instruction Format Cycles R: CLR Rd 10 00110 W Rd ≠ 0 1000 7 10 00110 W Rd ≠ 0 1000 7 CLRB Rbd IR: CLR @Rd1 00 00110 W Rd ≠ 0 1000 0 0 0 0 1 1 0 W Rd ≠ 0 1 0 0 0 8 8 CLRB @Rd1 DA: CLR address 01 00110 W 0000 1000 01 00110 W 0000 1000 CLBB address SS 11 12 address seament offset 0 01 001 10 W 0000 1000 0000 0000 14 SL 1 segment offset X: CLR addr(Rd) 01 00110 W Rd≠0 1000 00110 W Rd≠0 1000 0 1 CLRB addr(Rd) 12 12 SS address segment offset 0100110W Rd≠0 1000 SL 0000 0000 15 1 segment offset

Example:

If the word at location %ABBA contains 13, the statement CLR %ABBA

will leave the value 0 in the word at location %ABBA.

COM Complement

	COM dst COMB	dst: R, IR, DA, X
Operation:	(dst 🗕 NOT dst)	
	The contents of the destination are changed to zero, and vice-	are complemented (one's complement); all one bits versa.
Flags:	3	red otherwise t of the result is set; cleared otherwise set if parity of the result is even; cleared otherwise

Destination Addressing		Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	COM Rd COMB Rbd	1000110 W Rd ≠ 0 0000	7	1000110 W Rd ≠ 0 0000	7
IR:	COM @ Rd1 COMB @ Rd1	0 0 0 0 1 1 0 W Rd ≠ 0 0 0 0 0	12	00 001 10 W Rd ≠ 0 0000	12
DĀ:	COM address COMB address	01 00110 W 0000 0000 address	15	SS 0 1 0 0 1 1 0 W 0 0 0 0 0 0 0 0 0 0 0 0	16
				01 001 10 W 0000 0000 SL 1 segment 0000 0000 offset	18
Х:	COM addr(Rd) COMB addr(Rd)	01 00110 W Rd≠0 0000 address	16	SS 0 1 0 0 1 1 0 W Rd≠0 0 0 0 0 0 segment offset	16
				01 00110 W Rd≠0 0000 SL 1 segment 0000 0000 offset	19

Example:

If register R1 contains %2552 (0010010101010010), the statement COM R1

will leave the value %DAAD (110110101010101) in R1.

COMFLG Complement Flag

	•	if specified; unaffected otherwise red if specified; unaffected otherw	
Flags:	•	l if specified; unaffected otherwis if specified; unaffected otherwise	
Operation:	changed to zero, field in the instru- plemented, if the are represented b	of the C, Z, S, P or V flags is cor and vice-versa). The flags to be c titon. If the bit in the field is one, bit is zero, the flag is left unchan y the same bit. There may be one uage statement, in any order.	complemented are encoded in a , the corresponding flag is com- ged. Note that the P and V flags
	COMFLG flag FLAGS (4:7) -	Flag: C, Z, S, P, V FLAGS (4:7) XOR instruction (4:7	

	Assembler Language	Nonsegmented Mode		Segmented Mode	
	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
· · · · · · · · · · · · · · · · · · ·	COMFLG flags	10001101 CZSP/V 0101	7	10001101 CZSP/V 0101	7

Example:

If the C, Z, and S flags are all clear (=0), and the P flag is set (=1), the statement COMFLG P, S, Z, C

will leave the C, Z, and S flags set (= 1), and the P flag cleared (= 0).

CP Compare

CP dst, src CPB CPL

dst – src

dst: R src: R, IM, IR, DA, X or dst: IR, DA, X src: IM

Operation:

The source operand is compared to (subtracted from) the destination operand, and the appropriate flags set accordingly, which may then be used for arithmetic and logical conditional jumps. Both operands are unaffected, with the only action being the setting of the flags. Subtraction is performed by adding the two's complement of the source operand to the destination operand. There are two variants of this instruction: Compare Register compares the contents of a register against an operand specified by any of the five basic addressing modes; Compare Immediate performs a comparison between an operand in memory and an immediate value.

Flags:

- **C:** Cleared if there is a carry from the most significant bit of the result; set otherwise, indicating a "borrow"
- Z: Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if both operands were of opposite signs and the sign of the result is the same as the sign of the source; cleared otherwise D: Unaffected
- H: Unaffected

Source	8	Nonsegmented Mode	Nonsegmented Mode		
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	CP Rd, Rs CPB Rbd, Rbs	1000101W Rs Rd	4	1000101W Rs Rd*	4
	CPL RRd, RRs	10 010000 Rs Rd	8	10 010000 Rs Rd	8
IM:	CP Rd, #data	00 001011 0000 Rd data	7	00 001011 0000 Rd data	7
-	CPB Rbd, #data	00 001010 0000 Rd data data	7	00 001010 0000 Rd data data	7
	CPL RRd, #data	00001000000000000000000000000000000000	14	0.0 0.1,0.0.0 0.0.0.0 Rd 31 data (high) 16 15 data (low) 0	14
IR:	CP Rd, @Rs1 CPB Rbd, @Rs1	0000101 W Rs≠0 Rd	7	0000101 W Rs≠0 Rd	7
	CPL RRd, @Rs1	00 010000 Rs≠0 Rd	14	00 010000 Rs≠0 Rd	14

Compare Register

CP Compare

Source Addressing	Assembler Language	Nonsegmented Mode	•	Segmented Mode	-
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
DĀ:	CP Rd, address CPB Rbd, address	01 00101 W 0000 Rd address	9	SS 0 1 0 0 1 0 1 W 0 0 0 0 Rd 0 segment offset	10
				01 00101 W 0000 Rd 1 segment 0000 0000 offset	12
	CPL RRd, address	01 010000 0000 Rd address	15	SS 01 010000 0000 Rd 0 segment offset	16
				01 010000 0000 Rd SL 1 segment 0000 0000 offset	18
X :	CP Rd, addr(Rs) CPB Rbd, addr(Rbs)	01 00101 W Rs≠0 Rd address	10	SS 0 1 0 0 1 0 1 W Rs ≠ 0 Rd 0 segment offset	10
				01 00101 W Rs≠0 Rd 1 segment 0000 0000 offset	13
	CPL RRd, addr(Rs)	01 010000 Rs≠0 Rd address	16	SS 0 1 0 1 0 0 0 0 Rs ≠ 0 Rd 0 segment offset	16
				01 010000 Rs≠0 Rd 1 segment 0000 0000 offset	19

Compare Immediate

Destination Addressing Mode	Assembler Language	Nonsegmented Mode		Segmented Mode	
	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	CP @Rd1, #data	0000110 W Rd≠0 0001 data	11	0000110WRd≠000001 data	11
	CPB @Rd1, #data	0000110 W Rd≠0 0001 data data	11	0000110W Rd≠000001 data data	11

CP Compare

Destination Addressing	Assembler Language	Nonsegmented Mode	•	Segmented Mode	de	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
DĀ:	CP address, #data	01 00110 W 0000 0001 address data	14	0 1 0 0 1 1 0 W 0 0 0 0 0 0 0 1 SS 0 segment offset data	15	
				SL 01 00110 W 0000 0001 1 segment 0000 0000 offset data	17	
	CPB address, #data	01 00110 W 0000 0001 address data data	14	01 00110 W 0000 0001 SS 0 segment offset data data data	15	
				SL 0 1 0 0 1 1 0 W 0 0 0 0 0 0 0 1 1 segment 0 0 0 0 0 0 0 0 offset data data	17	
Х:	CP addr(Rd), #data	0 1 0 0 1 1 0 W Rd ≠ 0 0 0 0 1 address data	15	0 1 0 0 1 1 0 W Rd ≠ 0 0 0 0 1 SS 0 segment offset data	15	
				01 00110 W Rd≠0 0001 1 segment 0000 0000 offset	18	
	CPB addr(Rd), #data	0 1 0 0 1 1 0 W Rd≠0 0 0 0 0 1 address data data	15	0 1 0 0 1 1 0 W Rd≠0 0 0 0 0 1 SS 0 segment offset data data	15	
				01 00110 W Rd≠0 0001 1 segment 0000 0000 offset	18	

Example:

If register R5 contains %0400, the byte at location %0400 contains 2, and the source operand is the immediate value 3, the statement

CPB @R5,#3

will leave the C flag set, indicating a borrow, the S flag set, and the Z and V flags cleared.

CPD Compare and Decrement

	CPD dst, src, r, cc CPDB	dst: IR src: IR
Operation:	dst – src AUTODECREMENT src (by 1 i r ← r – 1	f byte, by 2 if word)
	specified condition. The conter compared to (subtracted from) condition code specified by "co	ch a string of data for an element meeting the nts of the location addressed by the source register are the destination operand, and the Z flag is set if the c" would be set by the comparison; otherwise the Z tion codes. Both operands are unaffected.
		remented by one if CPDB, or by two if CPD, thus ous element in the string. The word register specified en decremented by one.
Flags:	otherwise S: Undefined	nerated by the comparison matches cc; cleared ting r is zero; cleared otherwise

Source Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	CPD Rd, @Rs ¹ , r, cc CPDB Rbd, @Rs ¹ , r, cc	1011101 W Rs≠0 1000 0000 r Rd≠0 cc	20	1011101 W Rs≠0 1000 0000 r Rd≠0 cc	20

Example:

If register RH0 contains %FF, register R1 contains %4001, the byte at location %4001 contains %00, and register R3 contains 5, the instruction

CPDB RHO, @R1, R3, EQ

will leave the Z flag cleared since the condition code would not have been "equal." Register R1 will contain the value %4000 and R3 will contain 4. For segmented mode, R1 must be replaced by a register pair.

CPDR Compare Decrement and Repeat

	CPDR dst, src, CPDRB		st: IR c: IR				
Operation:	dst - src AUTODECREMENT src (by 1 if byte; by 2 if word) $r \leftarrow r - 1$ repeat until cc is true or R = 0						
	specified cond compared to (s condition code	ition. The contents c subtracted from) the specified by "cc" w	of the loo destinat vould be	cation ad ion oper set by tl	r an element meeting the Idressed by the source regi and, and the Z flag is set if he comparison; otherwise t rands are unaffected.	the	
	moving the poi "r" (used as a either the conc can search a st	inter to the previous counter) is decrement lition is met or the re	elemen nted by esult of 5 bytes c	t in the s one. The decreme	CPDRB, or by two if CPDR tring: The word register sp e entire operation is repeat nting r is zero. This instruc words long (the value of r	ecified ed until tion	
	program count request is acce	er value of the start pted, so that the ins pe added to this inst	of this i truction	nstructio can be j	ution of the basic operation n is saved before the interr properly resumed. Seven m on time for each interrupt n	upt Iore	
Flags:	otherwise S: Undefined	ndition code genera sult of decrementing			arison matches cc; cleared ed otherwise		
Source Addressing	8	Nonsegment	ed Mode	,	Segmented Mode	gmented Mode	
Mode	Assembler Language Syntax	Instruction For	mat	Cycles ²	Instruction Format	Cycles ²	
IR:	CPDR Rd, @Rs ¹ , r, cc CPDRB Rbd, @Rs ¹ , r, cc	1011101 W Rs≠0 0000 r Rd≠0		11 + 9 n	1011101 W Rs ≠ 0 1100 0000 r Rd ≠ 0 cc	11+9n	
Example:	If the string of words starting at location %2000 contains the values 0, 2, 4, 6 and 8, register R2 contains %2008, R3 contains 3, and R8 contains 8, the instruction CPDR R3, @R2, R8, GT will leave the Z flag set indicating the condition was met. Register R2 will contain the value %2002, R3 will still contain 5, and R8 will contain 5. For segmented mode, a register pair would be used instead of R2.						
		er in nonsegmented mode, r of data elements compared		ir in segmei	nted mode.	. <u>.</u>	

CPI Compare and Increment

	CPI dst, src, r, cc CPIB	dst: IR src: IR
Operation:	dst – src AUTOINCREMENT src (by 1 if r ← r - 1	byte; by 2 if word)
	specified condition. The conter compared to (subtracted trom) condition code is specified by ' flag is cleared. See list of condi The source register is then incomoving the pointer to the next counter registers must be separ	th a string of data for an element meeting the the destination addressed by the source register are the destination operand and the Z flag is set if the 'cc" would be set by the comparison; otherwise the Z tion codes. Both operands are unaffected. remented by one if CPIB, or by two if CPI, thus element in the string. The source, destination, and rate and non-overlapping registers. The word register nter) is then decremented by one.
Flags:	otherwise S: Undefined	nerated by the comparison matches cc; cleared ting r is zero; cleared otherwise

Source Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	CPI Rd, @Rs ¹ , r, cc CPIB Rbd, @Rs ¹ , r, cc	1011101 W Rs≠0 0000 0000 r Rd≠0 cc	20	1011101 W Rs ≠ 0 0000 0000 r Rd ≠ 0 cc	20

Example: This instruction can be used in a "loop" of instructions that searches a string of data for an element meeting the specified condition, but an intermediate operation on each data element is required. The following sequence of instructions (to be executed in non-segmented mode) "scans while numeric," that is, a string is searched until either an ASCII character not in the range "0" to "9" (see Appendix C) is found, or the end of the string is reached. This involves a range check on each character (byte) in the string. For segmented mode, R1 must be changed to a register pair.

	LD LDA LD	R3, #STRLEN R1, STRSTART RL0,#`9'	linitialize counter! lload start address! llargest numeric char!
LOOP:	CPB JR	@R1,#`0' ULT,NONNUMERIC	!test char < '0'!
	CPIB IR	RLO, @R1, R3, ULT Z, NONNUMERIC	!test char $>$ '0'!
DONE:	JR	NOV, LOOP	!repeat until counter = 0!
NONNUMERIC:			!handle non-numeric char!

CPIR Compare, Increment and Repeat

	CPIR dst, src, r, ccdst: RCPIRBsrc: IR
Operation:	dst - src AUTOINCREMENT src (by 1 if byte; by 2 if word) $r \leftarrow r - 1$ repeat until cc is true or $R = 0$
	This instruction is used to search a string of data for an element meeting the specified condition. The contents of the location addressed by the source register are compared to (subtracted from) the destination operand, and the Z flag is set if the condition code specified by "cc" would be set by the comparison; otherwise the Z flag is cleared. See list of condition codes. Both operands are unaffected.
	The source register is then incremented by one if CPIRB, or by two if CPIR, thus moving the pointer to the next element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until either the condition is met or the result of decrementing r is zero. This instruction can search a string from 1 to 65536 bytes or 32768 words long (the value of r must not be greater than 32768 for CPIR). The source, destination, and counter registers must be separate and non-overlapping registers.
	This instruction can be interrupted after each execution of the basic operation. The program counter value of the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed. Seven more cycles should be added to this instruction's execution time for each interrupt request that is accepted.
Flags:	 C: Undefined Z: Set if the condition code generated by the comparison matches cc; cleared otherwise S: Undefined V: Set if the result of decrementing r is zero; cleared otherwise D: Unaffected H: Unaffected

Source Addressing	Assembler Language	Nonsegmented Mode	le Segmented Mod		
Mode	Syntax	Instruction Format	Cycles ²	Instruction Format	Cycles ²
IR:	CPIR Rd, @Rs!, r, cc CPIRB Rbd,@Rs ¹ , r, cc	1011101 W Rs≠0 0100 0000 r Rd≠0 cc	11 + 9 n	1011101 W Rs≠0 0100 0000 1 Rd≠0 cc	11 + 9 n

CPIR

Compare, Increment and Repeat

Example:

The following sequence of instructions (to be executed in nonsegmented mode) can be used to search a string for an ASCII return character. The pointer to the start of the string is set, the string length is set, the character (byte) to be searched for is set, and then the search is accomplished. Testing the Z flag determines whether the character was found. For segmented mode, R1 must be changed to a register pair.

LDA	R1, STRSTART
LD	R3, #STRLEN
LDB	RLO, #% D
CPIRB	RLO, @R1, R3, EQ
JR	Z, FOUND

!hex code for return is D!

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: n = number of data elements compared.

CPSD Compare String and Decrement

		CPSD dst, src, CPSDB	r, cc	dst: IR src: IR		
Operation:	;	dst – src AUTODECREI r ← r – l	MENT dst and sro	c (by 1 if byte; by 2	if word)	
		tion is true. The pared to (subtregister. The 2 comparison; of rands are unaf The source and two if CPSD, t	the contents of the racted from) the I flag is set if the herwise the Z flag fected. d destination reg hus moving the p	e location addressed contents of the local condition code spe- g is*cleared. See list isters are then decre pointers to the previ	s of data until the specified condi- by the source register are com- tion addressed by the destination cified by "cc" would be set by the of condition codes. Both ope- emented by one if CPSDB, or by ous elements in the strings. The is then decremented by one.	
Flags:		 word register specified by "r" (used as a counter) is then decremented by one. C: Cleard if there is a carry from the most significant bit of the result of the comparison; set otherwise, indicating a "borrow". Thus this flag will be set if the destination is less than the source when viewed as unsigned integers. Z: Set if the condition code generated by the comparison matches cc; cleared otherwise S: Set is the result of the comparison is negative; cleared otherwise V: Set if the result of decrementing r is zero; cleared otherwise D: Unaffected H: Unaffected 				
Constitution of the second			Nonsegm	ented Mode	Segmented Mode	

Adversing	Assembler Language	Nonsegmented Mode	,	Segmented Mode	
Addressing Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	CPSD @ Rd ¹ , @ Rs ¹ , r, cc CPSDB @ Rd ¹ ,@ Rs ¹ ,r,cc		25	1011101 W Rs≠0 1010 0000 r Rd≠0 cc	25

Example:

If register R2 contains %2000, the byte at location %2000 contains %FF, register R3 contains %3000, the byte at location %3000 contains %00, and register R4 contains 1, the instruction (executed in nonsegmented mode)

CPSDB @R2, @R3, R4, UGE

will leave the Z flag set to 1 since the condition code would have been "unsigned greater than or equal", and the V flag will be set to 1 to indicate that the counter R4 now contains 0. R2 will contain %1FFF, and R3 will contain %2FFF. For segmented mode, R2 and R3 must be changed to register pairs.

CPSDR Compare String, Decrement and Repeat

	CPSDR dst, sro CPSDRB	c,r, cc dst: IR src: IR						
Operation:	AUTODECREN $r \leftarrow r - 1$	DECREMENT dst and src (by 1 if byte; by 2 if word)						
	true. The conte (subtracted fro The Z flag is se	This instruction is used to compare two strings of data until the specified condition is rue. The contents of the location addressed by the source register are compared to subtracted from) the contents of the location addressed by the destination register. The Z flag is set if the condition code specified by "cc" would be set by the comparson; otherwise the Z flag is cleared. See list of condition codes. Both operands are unaffected.						
	two if CPSDR, word register s entire operation menting r is ze	preceded and destination registers are then decremented by one if CPSDRB; or by CPSDR, thus moving the pointers to the previous elements in the strings. The egister specified by "r" (used as a counter) is then decremented by one. The opperation is repeated until either the condition is met or the result of decreg r is zero. This instruction can compare strings from 1 to 65536 bytes or from 768 words long (the value of r must not be greater than 32768 for CPSDR).						
	program count is accepted, so	a can be interrupted after each execution of the basic operation. The er of the start of this instruction is saved before the interrupt request that the instruction can be properly resumed. Seven more cycles ad to this instruction's execution time for each interrupt request that is						
Flags:	 C: Cleared if there is a carry from the most significant bit of the result of the comparison; set otherwise, indicating a "borrow". Thus this flag will be set if the destination is less than the source when viewed as unsigned integers Z: Set if the conditon code generated by the comparison matches cc; cleared otherwise S: Set if the result of the comparison is negative; cleared otherwise V: Set if the result of decrementing r is zero; cleared otherwise D: Unaffected H: Unaffected 							
Addressing	Assembler Language	Nonsegmented Moo	e	Segmented Mode				
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles			

Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	CPSDR@Rd1,@Rs1,r,cc CPSDRB@Rd1,@Rs1,r,cc	1011101 W Rs 1110 0000 r Rd cc	11 + 14n	1011101 W Rs 1110 0000 r Rd cc	1 <u>1</u> + 14 n

CPSDR Compare String, Decrement and Repeat

Example:

If the words from location %1000 to %1006 contain the values 0, 2, 4, and 6, the words from location %2000 to %2006 contain the values 0, 1, 1, 0, register R13 contains %1006, register R14 contains %2006, and register R0 contains 4, the instruction (executed in nonsegmented mode)

CPSDR @R13, @R14, R0, EQ

leaves the Z flag set to 1 since the condition code would have been "equal" (locations %1000 and %2000 both contain the value 0). The V flag will be set to 1 indicating r was decremented to 0. R13 will contain %0FFE, R14 will contain %1FFE, and R0 will contain 0. For segmented mode, R13 and R14 must be changed to register pairs.

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: n = number of data elements compared.

CPSI Compare String and Increment

a.	CPSI dst, src, s CPSIB	r, cc	dst: IR src: IR	.			
Operation:	dst – src AUTOINCREM r ← r – l	ENT dst and sro	c (by 1 if byte, by 2	if word)			
	This instruction can be used to compare two strings of data until the specified condi- tion is true. The contents of the location addressed by the source register are com- pared to (subtracted from) the contents of the location addressed by the destination register. The Z flag is set if the condition code specified by "cc" would be set by the comparison; otherwise the Z flag is cleared. See list of condition codes. Both ope- rands are unaffected.						
	two if CPSI, th	us moving the p	ointers to the next e	mented by one if CPSIB, or by lements in the strings. The word a decremented by one.			
Flags:	otherwise S: Undefined	 Z: Set if the condition code generated by the comparison matches cc; cleared otherwise S: Undefined V: Set if the result of decrementing r is zero; cleared otherwise D: Unaffected 					
		Nonsegr	nented Mode	Segmented Mode			

Addrossing	Accombion Language	Nonsegmented Mode		Segmented Mode	
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	CPSI @Rd ¹ ,@Rs ¹ ,r,cc CPSIB @Rd ¹ ,@Rs ¹ ,r,cc	1011101 W Rs ≠ 0 0010 0000 r Rd ≠ 0 cc	25	1011101 W Rs ≠ 0 0010 0000 r Rd ≠ 0 cc	25

Example:

This instruction can be used in a "loop" of instructions which compares two strings until the specified condition is true, but where an intermediate operation on each data element is required. The following sequence of instructions, to be executed in nonsegmented mode, attempts to match a given source string to the destination string which is known to contain all upper-case characters. The match should succeed even if the source string contains some lower-case characters. This involves a forced conversion of the source string to upper-case (only ASCII alphabetic letters are assumed, see Appendix C) by resetting bit 5 of each character (byte) to 0 before comparison.

LOOP: DONE:	LDA LDA LD	R1, SRCSTART R2, DSTSTART R3, #STRLEN	lload start addresses! linitialize counter!
	RESB CPSIB JR JR	@R1,#5 @R1,@R2, R3, NE Z, NOTEQUAL NOV, LOOP	!force upper-case! !compare until not equal! !exit loop if match fails! !repeat until counter = 0! !match succeeds!
NOTEQUA	AL:		Imatch fails!

In segmented mode, R1 and R2 must both be register pairs.

CPSIR Compare String, Increment and Repeat

	CPSIR dst,src CPSIRB	r,cc	dst: IR src: IR				
Operation	AUTOINCREM $r \leftarrow r - l$	AUTOINCREMENT dst and src (by 1 if byte, by 2 if word)					
	This instruction is used to compare two strings of data until the specified condition is true. The contents of the location addressed by the source register are compared to (subtracted from) the contents of the location addressed by the destination register. The Z flag is set if the condition code specified by "cc" would be set by the com- parison; otherwise the Z flag is cleared. See list of condition codes. Both operands are unaffected. The source and destination registers are then incremented by one if CPSIRB, or by two if CPSIR, thus moving the pointers to the next elements in the strings. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until either the condition is met or the result of decrementing r is zero. This instruction can compare strings from 1 to 65536 bytes or from 1 to 32768 words long (the value of r must not be greater than 32768 for CPSIR). This instruction can be interrupted after each execution of the basic operation. The program counter value of the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed. Seven cycles should be added to this instruction's execution time for each interrupt request that is accepted. The source, destination, and counter registers must be separate and non- overlapping registers.					red to jister. pm- to the anter) is ndition rings e . The upt ycles that is	
 Flags: C: Cleared if there is a carry from the most significant bit of the result of the last comparison made; set otherwise, indicating a "borrow". Thus this flag will be set if the last destination element is less than the last source element when viewed as unsigned integers. Z: Set if the condition code generated by the comparison matches cc; cleared otherwise S: Set if the result of the last comparison made is negative; cleared otherwise V: Set if the result of decrementing r is zero; cleared otherwise D: Unaffected H: Unaffected 						be set ved as	
Addressing	Assembler Language	Nonsegm	ented Mode	•	Segmented Mode		
Mode	Syntax	Instruction	Format	Cycles ²	Instruction Format	Cycles ²	
IR:	CPSIR @Rd1,@Rs1,r,cc CPSIRB @Rd1,@Rs1,r,cc	1011101 W Rs 0000 r Rd	≠0 0110 ≠0 cc	11 + 14 n	1011101 W Rs ≠ 0 0110 0000 r Rd ≠ 0 cc	11 + 14 n	

Example:

The CPSIR instruction can be used to compare test strings for lexicographic order. (For most common character encoding — for example, ASCII and EBCDIC — lexicographic order is the same as alphabetic order for alphabetic test strings that do not contain blanks.)

Let S1 and S2 be text strings of lengths L1 and L2. According to lexicographic ordering, S1 is said to be "less than" or "before" S2 if either of the following is true:

- At the first character position at which S1 and S2 contain different characters, the character code for the S1 character is less than the character code for the S2 character.
- Sl is shorter than S2 and is equal, character for character, to an initial substring of S2.

For example, using the ASCII character code, the following strings are ascending lexicographic order:

A A⊔A ABC ABCD ABCD

Let us assume that the address of S1 is in RR2, the address of S2 is in RR4, the lengths L1 and L2 of S1 and S2 are in R0 and R1, and the shorter of L1 and L2 is in R6. The the following sequence of instructions will determine whether S1 is less than S2 in lexicographic order:

CPSIRB @RR2, 9RR4, R6, NE

IScan to first unequal character! IThe following flags settings are possible: Z = 0, V = 1: Strings are equal through L1 character.(Z = 0, V = 0 cannot occur). Z = 1, V = 0 or 1: A character position was found at which the strings are unequal. C = 1 (S = 0 or 1): The character in the RR2 string was less (viewed as numbers from 0 to 255, not as numbers from -128 to +127). C = 0 (S = 0 or 1): The character in the RR2 string was not less!

!If Z = 1, compare the characters!

!Otherwise, compare string lengths!

JR Z, CHAR_COMPARE CP R0, R1 JR LT, S1_IS_LESS JR S1_NOT_Less CHAR_COMPARE: JR ULT, S1_IS_LESS S1_NOT LESS:

S1_IS_LESS:

!ULT is another name for C = 1!

DAB Decimal Adjust

DAB dst

dst: R

Operation:

dst 🔶 DA dst

The destination byte is adjusted to form two 4-bit BCD digits following an addition or subtraction operation. For addition (ADDB, ADCB) or subtraction (SUBB, SBCB), the following table indicates the operation performed:

Instruction	Carry Before DAB	Bits 4-7 Value (Hex)	H Flag Before DAB	Bits 0-3 Value (Hex)	Number Added To Byte	Carry Aiter DAB
	0	0-9	0	0-9	00	0
	0	0-8	0	A-F	06	0
ADDB	0	0-9	1	0-3	06	0
ADCB	0	A-F	0	0-9	60	1
	0	9-F	0	A-F	66	1
	0	A-F	1	0-3	66	1
	1	0-2	0	0-9	60	1
	1	0-2	0	A-F	66	1
SUBB	0	0-9	0	0-9	00	0
SBCB	0	0-8	1	6-F	FA	0
	1	7-F	0	0-9	AO	1
	1	6-F	1	6-F	9A	1

The operation is undefined if the destination byte was not the result of a valid addition or subtraction of BCD digits.

Flags:

C: Set or cleared according to the table above

Z: Set if the result is zero; cleared otherwise

S: Set if the most significant bit of the result is set; cleared otherwise

V: Unaffected

D: Unaffected

H: Unaffected

Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode		
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
R:	DAB Rbd	10 110000 Rd 0000	5	10 110000 Rd 0000	5	

DAB Decimal Adjust

Example:

If addition is performed using the BCD values 15 and 27, the result should be 42. The sum is incorrect, however, when the binary representations are added in the destination location using standard binary arithmetic.

0001 0101 + 0010 0111

 $0011 \ 1100 = \%3C$

The DAB instruction adjusts this result so that the correct BCD representation is obtained.

 $\begin{array}{r} 0011 & 1100 \\ + 0000 & 0110 \\ \hline 0100 & 0010 \\ \end{array} = 42 \end{array}$

	DEC dst, src DECB	dst: R, IR, DA, X src: IM
Operation:	dst - dst - src (where src =	l to 16)
	and the result is stored in the o two's complement of the source	om 1 to 16) is subtracted from the destination operand destination. Subtraction is performed by adding the e operand to the destination operand. The source the assembly language statement and defaults to the
		n the instruction is one less than the actual value of the ling in the instruction for the source ranges from 0 to source values 1 to 16.
Flags:		

H: Unaffected

Second les Les manuel	Nonsegmented Mode		Segmented Mode			
Syntax	Instruction Format	Cycles	Instruction Format	Cycles		
DEC Rd, #n DECB Rbd, #n	10 10101 W Rd n - 1	4	10 10101 W Rd n - 1	4		
DEC @Rd ¹ , #n DECB @Rd ¹ , #n	00 10101 W Rd≠0 n − 1	11	00 10101 W Rd≠0 n – 1	11		
DEC address, #n DECB address, #n	01 10101 W 0000 n - 1 address	13	SS 0 1 10101 W 00000 n - 1 0 segment offset	14		
			01 10101 W 0000 n - 1 SL 1 segment 0000 0000 offset	16		
DEC addr(Rd), #n DECB addr(Rd), #n	01 10101 W Rd≠0 n − 1 address	14	SS <mark>0110101W Rd≠0 n − 1</mark> 0 segment offset	14		
			01 10101 W Rd≠0 n − 1 SL 1 segment 0000 0000 offset	17		
	DEC Rd, #n DECB Rbd, #n DEC @Rd ¹ , #n DECB @Rd ¹ , #n DEC address, #n DECB address, #n	Syntax Instruction Format DEC Rd, #n 1010101W Rd n - 1 DECB Rbd, #n 001010101W Rd ± 0 n - 1 DEC address, #n 0110101W 0000 n - 1 DECB address, #n 0110101W Rd ± 0 n - 1 DECB address, #n 0110101W Rd ± 0 n - 1	Syntax Instruction Format Cycles DEC Rd, #n 1010101W Rd n-1 4 DEC Bdd, #n 0010101W Rd ≠0 n-1 11 DEC @Rdl, #n 0010101W Rd ≠0 n-1 11 DEC address, #n 0110101W 0000 n-1 13 DEC addr(Rd), #n 0110101W Rd≠0 n-1 14	Syntax Instruction Format Cycles Instruction Format DEC Rd, #n 10 10101 W Rd n - 1 4 10 10101 W Rd n - 1 DEC B Rbd, #n 00 10 101 W Rd + 0 n - 1 11 00 10 101 W Rd + 0 n - 1 DEC @Rd ¹ , #n 00 10 101 W Rd + 0 n - 1 11 00 10 101 W Rd + 0 n - 1 DEC address, #n 01 10 10 W 0000 n - 1 address 13 SS 0 1 10 10 W 0000 n - 1 0 segment offset DEC addr(Rd), #n 01 10 10 W Rd + 0 n - 1 address 14 SS 0 1 10 10 W Rd + 0 n - 1 0 segment offset DEC addr(Rd), #n 01 10 10 W Rd + 0 n - 1 address 14 SS 0 1 10 10 W Rd + 0 n - 1 0 segment offset		

If register R10 contains %002A, the statement

DEC R10

will leave the value %0029 in R10.

Privileged

DI Disable Interrupt

	DI Int	Int: VI, N	VI				
Operation		If instruction (0) = 0 then NVI \leftarrow 0 If instruction (1) = 0 then VI \leftarrow 0					
Flags:	control bits in responding b rupt. If the co affected. All o operands in th	Any combination of the Vectored Interrupt (VI) or Non-Vectored Interrupt (NVI) control bits in the Flags and Control Word (FCW) are cleared to zero if the corresponding bit in the instruction is zero, thus disabling the appropriate type of interrupt. If the corresponding bit in the instruction is one, the control bit will not be affected. All other bits in the FCW are not affected. There may be one or two operands in the assembly language statement, in either order. No flags affected.					
			Nonsegmented Mode				
	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles		
	DI int	01111100 000000 YY	7	01111100 000000	7		
Example:	DI VI	If the NVI and VI control bits are set (1) in the FCW, the instruction: DI VI will leave the NVI control bit in the FCW set (1) and will leave the VI control bit in					

will leave the NVI control bit in the FCW set (1) and will leave the VI control bit in the FCW cleared (0).

DIV dst, src DIVL	dst: R src: R, IM, IR, DA, X
	vided by src (0:15) juotient × src (0:15) + remainder) guotient
dst (0:63) is divi	
guotient is stored in th in the high-order half Both operands are trea formed so that the rem destination is a register	nd (dividend) is divided by the source operand (divisor), the low-order half of the destination and the remainder is st of the destination. The contents of the source are not affect ated as signed, two's complement integers and division is bainder is of the same sign as the dividend. For DIV, the or pair and the source is a word value; for DIVL, the destin ruple and the source is a long word value.
There a four possible of and the resulting quoti	outcomes of the Divide instruction, depending on the division in the division of the division
-2^{31} to 2^{31} – 1 inclusi destination register as	ent is within the range -2^{15} to $2^{15} - 1$ inclusive for DIV o ive for DIVL, then the quotient and remainder are left in t defined above, the overflow and carry flags are cleared to l zero flags are set according to the value of the quotient.
	or is zero, the destination register remains unchanged, the s are set to one and the carry and sign flags are cleared to
to $2^{32} - 1$ inclusive for	ent is outside the range -2^{16} to $2^{16} - 1$ inclusive for DIV or DIVL, the destination register contains an undefined valut to one, the carry and zero flags are cleared to zero, and
1, then all but the sign destination register, th zero flags are set accor can be replicated by so	ent is inside the range of case 3 but outside the range of c a bit of the quotient and all of the remainder are left in the ie overflow and carry flags are set to one, and the sign an- rding to the value of the quotient. In this case, the sign fla- ubsequent instruction into the high-order half of the destin o's complement representation of the quotient in the same al dividend.
C: Set if V is set and t	the quotient lies in the range from -2^{16} to $2^{16} - 1$ inclusive e from -2^{32} to $2^{32} - 1$ inclusive for DIVL; cleared otherwise

- Z: Set if the quotient or divisor is zero; cleared otherwise
- S: Undefined if V is set and C is clear (overflow); otherwise set if the quotient is negative, cleared if the quotient is non-negative.
- V: Set if the divisor is zero or if the computed quotient lies outside the range from -2^{15} to $2^{15}-1$ inclusive for DIV or outside range from -2^{31} to $2^{31}-1$ inclusive for DIVL; cleared otherwise
- D: Unaffected

Operation:

Flags:

H: Unaffected

45

DIV Divide

Source	8	Nonsegmented Mode	•	Segmented Mode		
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles ²	Instruction Format	Cycles ²	
R:	DIV RRd, Rs	10 011011 Rs Rd		10 011011 Rs Rd		
	DIVL RQd, RRs	10011010 Rs Rd		10 011010 Rs Rd		
IM:	DIV RRd, #data	00 011011 0000 Rd data		00 011011 0000 Rd data		
	DIVL RQd, #data	00 011010 0000 Rd 31 data (high) 16 15 data (low) 0		0.0 0.1.1.0.1.0 0.0.0.0 Rd 31 data (high) 16 15 data (low) 0		
IR:	DIV RRd, @Rs ¹	00 011011 Rs≠0 Rd		00 011011 Rs≠0 Rd		
	DIVL RQd, @Rs1	00 011010 Rs≠0 Rd		00 011010 Rs≠0 Rd		
DA:	DIV RRd, address	01 011011 0000 Rd address		SS 01 011011 0000 Rd 0 segment offset		
				01 011011 0000 Rd 1 segment 0000 0000 offset		
	DIVL RQD, address	01 011010 0000 Rd address		SS 01 011010 0000 Rd 0 segment offset		
				01 011010 0000 Rd 1 segment 0000 0000 offset		
Х:	DIV RRd, addr(Rs)	01 011011 Rs≠0 Rd address		SS <mark>01 011011 Rs≠0 Rd 0 segment offset</mark>		
				01 011011 Rs≠0 Rd SL 1 segment 0000 0000 offset		
	DIVL RQd, addr(Rs)	01 011010 Rs≠0 Rd address		01 011010 Rs≠0 Rd 0 segment offset		
				01 011010 Rs≠0 Rd SL 1 segment 0000 0000 offset		

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: Execution times for each instruction are given in the table under Example.

BIC		Word		Lo	ng Word	1
	NS	SS	SL	NS	SS	SL
R	107		_	744	_	_
IM	107			744	_	
IR	107	107	107	744	744	744
DA	108	108	111	745	746	748
Х	109	109	112	746	746	749
(Divisor is a	ero)					
R	13	13	13	30	30	30
IM	13	13	13	30	30	30
	13	13	13	30	30	30
IR			17	31	32	34
IR DA	14	15	17	51	52	

Example:

The following table gives the DIV instruction execution times for word and long word operands in all possible addressing modes.

absolute value of the divisor)

R	25	25	25	51	51	51
IM	25	25	25	51	51	51
IR	25	25	25	51	51	51
DÁ	26	27	29	52	53	55
Х	27	27	30	53	53	56

Note that for proper execution, the "dst field" in the instruction format encoding must be even for DIV, and must be a multiple of 4 (0, 4, 8, 12) for DIVL. If the source operand in DIVL is a register, the "src field" must be even.

If register RR0 (composed of word register.R0 and R1) contains %00000022 and register R3 contains 6, the statement

DIV RR0.R3

will leave the value %00040005 in RR0 (R1 contains the quotient 5 and R0 contains the remainder 4).

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

Note 2: The execution time for the instruction will be lower than indicated for divide by zero and certain overflow conditions.

DJNZ Decrement and Jump if Not Zero

Destination Addressing		Nonsegmented Mode		Segmented Mode	
Flags:	No flags affect	ed			
	instruction, the the destination instruction byt 7-bit positive ' the range -252 segmented mo ally calculates tion from the a	ddressing mode is calculated en subtracting this value fror address. The updated PC v e following the DINZ or DBJI value in the range 0 to 127. 2 to 2 bytes from the start of de, the PC segment number the displacement by subtrac iddress given by the program r control in the forward dire de operation.	n the up alue is t VZ instru Thus, th the DJNZ is not a ting the nmer. N	dated value of the PC to de aken to be the address of th action, while the displaceme e destination address must I Z or DBJNZ instruction. In the ffected. The assembler auto PC value of the following i ote that DJNZ or DBJNZ can	erive ne ent is a be in he omatic- unstruc-
	are not zero al loaded into the whose address trol falls throu	eing used as a counter is dec ter decrementing, the destin e program counter (PC). Con is pointed to by the PC. Wh gh to the instruction followin method of loop control.	ation ac ntrol wil 1en the 1	ldress is calculated and the l then pass to the instruction register counter reaches zer	n n ro, con-
Operation		PC ← PC – (2 × displacer	nent)		
	DJNZ R, dst DBJNZ	dst: RA			

Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
RA:	DJNZ R, displacement DBJNZ Rb, displacement	1111 r W disp	11	1111 r W disp	11

Example:

DINZ and DBJNZ are typically used to control a "loop" of instructions. In this example for nonsegmented mode, 100 bytes are moved from one buffer area to another, and the sign bit of each byte is cleared to zero. Register RH0 is used as the counter.

,	LOOP:	LDB LDA LDA	RH0,#100 R1, SRCBUF R2, DSTBUF	!initalize counter! !load start address!
	LOOF.	LDB RESB LDB INC INC	RLO,@R1 RLO,#7 @R2, RLO R1 R2	lload source byte! !mask off sign bit! !store into destination! !advance pointers!
	NEXT:	DBJNZ	RHO, LOOP	!repeat until counter = 0!

For segmented mode, R1 and R2 must be changed for register pairs.

Privileged

EI Enable Interrupts

		EI int	Int: VI, N	VI				
			If instruction (0) = 0 then NVI \leftarrow 1 If instruction (1) = 0 then VI \leftarrow 1					
		trol bits in,the in the instructi responding bit bits in the FCV	Flags and Control Word (F on is zero, thus enabling the in the instruction is one, th	CW) are e approp e contro	Non-Vetored Interrupt (NVI e set to one if the correspond oriate type of interrupt. If the l bit will not be affected. All le or two operands in the ass	ing bit e cor- l other		
Flags: No flags affecte		No flags affecte	ed					
	Ässen	nbler Language	Nonsegmented Mode		Segmented Mode			
		Syntax	Instruction Format	Cycles	Instruction Format	Cycles		
	EI int		01111100 000001 1	7	01111100 000001 ¥	7		
Example:		instruction EI VI	ol bit is set (1) in the FCW, the NVI and VI control bits		VI control bit is clear (0), th CW set (1)	ne		

EX Exchange

	EX dst, src EXB	dst: R src: R, IR	, DA, X		
Operation:	tmp ← src (tm src ← dst dst ← tmp	np is a temporary internal re	gister)		
	The contents c tion operand.	of the source operand are ex	changec	d with the contents of the des	stina-
Flags:	No flags affect	ed			
Source Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	EX Rd, Rs EXB Rbd, Rbs	10 10110 W Rs Rd	6	10 10110 W Rs Rd	6
IR:	EX Rd, @Rs ¹ EXB Rbd, @Rs ¹	00 10110 W Rs≠0 Rd	12	0010110W Rs≠0 Rd	12
DA:	EX Rd, address EXB Rbd, address	01 10110 W 0000 Rd address	15	SS 0 1 1 0 1 1 0 W 0 0 0 0 Rd 0 segment offset	16
				01 10110 W 0000 Rd 1 segment 0000 0000 offset	18
Х:	EX Rd, addr(Rs) EXB Rbd, addr(Rs)	01 10110 W Rs≠0 Rd address	16	SS 0 1 1 0 1 1 0 W Rs≠0 Rd 0 segment offset	16
				01 10110 W Rs≠0 Rd SL 1 segment 0000 0000 offset	19

Example:

If register R0 contains 8 and register R5 contains 9, the statement EX R0,R5

will leave the values 9 in R0, and 8 in R5. The flags will be left unchanged.

EXTS Extend Sign

	EXTSB dst EXTS EXTSL	dst: R
Operation:		chen dst (8:15) ← 000000 else dst (8:15) ← 111111
		hen dst (16:31) ← 000000 else dst (16:31) ← 111111
		hen dst (32:63) ← 000000 else dst (32:63) ← 111111
		he low-order half of the destination operand is copied into all

The sign bit of the low-order half of the destination operand is copied into all bit positions of the high-order half of the destination. For EXTS, the destination is a register pair; for EXTSL, the destination is a register quadruple.

This instruction is useful in multiple precision arithmetic or for conversion of small signed operands to larger signed operands (as, for example, before a divide).

Flags: No flags affected

Destination Addressing	Assembler Language	Nonsegmented Mode	,	Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	EXTSB Rd	10 110001 Rd 0000	11	10 110001 Rd 0000	11
	EXTS RRD	10 110001 Rd 1010	11	10 110001 Rd 1010	11
	EXTSL RQd	10 110001 Rd 0111	11	10 110001 Rd 0111	11

Example:

If register pair RR2 (composed of word registers R2 and R3) contains %12345678, the statement

EXTS RR2

will leave the value %00005678 in RR2 (because the sign bit of R3 was 0).

Privileged

Operation: The CPU operation is suspended until an interrupt or reset request is received. This instruction is used to synchronize the Z8000 with external events, preserving its state until an interrupt or reset request is honored. After an interrupt is serviced, the instruction following HALT is executed. While halted, memory refresh cycles will still occur, and BUSREQ will be honored.

Flags: No flags affected

	Assembler Language Syntax	Nonsegmented Mode	•	Segmented Mode	lode	
		Instruction Format	Cycles ¹	Instruction Format	Cycles ¹	
	HALT	01111010 0000000	8+3n	01111010 00000000	8+3n	

Note 1: Interrupts are recognized at the end of each'3-cycle period; thus n = number of periods without interruption.

Privileged

IN (SIN) (Special) Input

IN dst, src INB SIN dst, src SINB dst: R src: IR, DA dst: R src: DA

Operation

dst 🗕 src

The contents of the source operand, an Input or Special Input port, are loaded into the destination register. IN and INB are used for normal I/O operation; SIN and SINB are used for Special I/O operation.

Flags: No flags affected

Source	8	Nonsegmented Mode	•	Segmented Mode	
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	IN Rd ¹ , @Rs INB Rbd ¹ , @Rs	0011110W Rs Rd	10	0011110W Rs Rd	10
DA:	IN Rd, port INB Rbd, port SIN Rd, port SINB Rbd, port	00 11101 W Rd 0105 port	12	00 1 1 1 0 1 W Rd 0 1 0 S port	12

Example:


If register R6 contains the I/O port address %0123 and the port %0123 contains %FF, the statement

INB RH2, @R6

will leave the value %FF in register RH2.

INC Increment

	INC dst, src INCB	dst: R, IR, DA, X src: IM		
Operation:	dst 🗲 dst + src	(src = 1 to 16)		
	the sum is stored	and (a value from 1 to 16) is added in the destination. Two's compler nay be omitted from the assembly	nent addition is performed. The	
	source operand.	source field in the instruction is o Thus, the coding in the instruction presponds to the source values 1 to		
Flags:	S: Set if the resuV: Set if arithme	he result is zero; cleared otherwise he result is negative; cleared otherwise rithmetic overflow occurs, that is, if both operands were of the same sign e result is of the opposite sign; cleared otherwise cted		
		Nonsegmented Mode	Segmented Mode	



If register RH2 contains %21, the statement

INCB RH2,#6

will leave the value %27 in RH2.

Privileged IND (SIND) (Special) Input and Decrement

	IND dst, src, r INDB SIND SINDB	dst: IR src: IR	
Operation:	dst ← src AUTODECRE1 r ← r - l	MENT dst (by 1 byte, by 2 if word)	
	normal I/O op tents of the I/C memory location bits. The destin two if a word i string in memo	n is used for block input of strings of eration; SIND and SINDB are used) port addressed by the source word on addressed by the destination reg- nation register is then decremented instruction, thus moving the pointer ory. The word register specified by by one. The address of the I/O port	for special I/O operation. The con- l register are loaded into the ister. I/O port addresses are 16 by one if a byte instruction or by to the previous element of the 'r" (used as a counter) is then
Flags:	C: Unaffected Z: Unaffected S: Unaffected V: Set if the re D: Unaffected H: Unaffected	sult of decrementing r is zero; clea	red otherwise
		Nonsegmented Mode	Segmented Mode

N dala again a	Assembler Language	Nonsegmented Mode	•	Segmented Mode	
Addressing Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	IND @Rd ¹ , @Rs, r INDB @Rd ¹ , @Rs, r SIND @Rd ¹ , @Rs, r SINDB @Rd ¹ , @Rs, r	0011101 W Rs ≠ 0 000S 0000 r Rd ≠ 0 1000	21	0011101 W Rs≠0 000S 0000 r Rd≠0 1000	21

Example:

In segmented mode, if register RR4 contains %02004000 (segment 2, offset %4000), register R6 contains the I/O port address %0228, the port %0228 contains %05B9, and register R0 contains %0016, the instruction

IND @RR4, @R6, R0

will leave the value %05B9 in location %02004000, the value %02003FFE in RR4, and the value %0015 in R0. The V flag will be cleared. Register R6 still contains the value %0228. In nonsegmented mode, a word register would be used instead of RR4.

INDR (SINDR) Privileged (Special) Input, Decrement and Repeat

INDR dst, src, INDRB SINDR SINDRB	r	dst: IR src: IR			
r ← r – l		byte, by 2	if word)		
for normal I/O The contents of the memory loo bits. The destir two if a word in string in memo decremented b unchanged. The zero. This instruction This instruction program count request is acce cycles should b	operation; SIND: f the I/O port add cation addressed hation register is the natruction, thus m ry. The word reg y one. The address e entire operation uction can input eater than 32768 in can be interrupi er value of the sta pted, so that the be added to this in	R and SINI dressed by by the desit then decre- noving the ister special ses of the L/ from 1 to 6 for INDR o ted after ea art of this is instruction	DRB are the source tination r mented b pointer to fied by "in ed until to 5536 byto r SINDR) ach exect nstruction can be p	used for special I/O operation ce word register are loaded register. I/O port addresses by one if a byte instruction, o the previous element of the r" (used as a counter) is the n the source register is the result of decrementing r ress or 32768 words (the value). ation of the basic operation. n is saved before the interver properly resumed. Seven m	ion. into are 16 or by he en r is te for r . The upt ore
C: Unaffected Z: Undefined S: Unaffected V: Set D: Unaffected H: Unaffected					
mbler Language	Nonsegm	ented Mode	,	Segmented Mode	
Syntax	Instruction F	ormat	Cycles ²	Instruction Format	Cycles ²
R @Rd ¹ , @Rs, r RB @Rd ¹ , @Rs, r DR @Rd ¹ , @Rs, r DRB @Rd ¹ , @Rs, r			11 + 10n	0011101 W Rs≠0 100S 0000 r Rd≠0 0000	11 + 10 n
	INDRB SINDR SINDR SINDR SINDR dst ← src AUTODECREM r ← r - 1 repeat until r = This instruction for normal I/O The contents of the memory loc bits. The destir two if a word in string in memory decremented b unchanged. Th zero. This instruction program count request is accepted This instruction program count request is accepted C: Unaffected Z: Undefined S: Unaffected H: Unaffected H: Unaffected H: Unaffected M: Set D: Unaffected H: Unaffected M: Set D: Unaffected H: Unaffected M: Set D: Unaffected H: Unaffected M: Canada (Comparison) C: Mathematical (Compariso	SINDR SINDRB dst ← src AUTODECREMENT dst (by 1 if r ← r - 1 repeat until r = 0 This instruction is used for block for norfmal I/O operation; SIND The contents of the I/O port add the memory location addressed bits. The destination register is it two if a word instruction, thus m string in memory. The word reg decremented by one. The addres unchanged. The entire operatio zero. This instruction can be interrup program counter value of the state request is accepted, so that the cycles should be added to this it that is accepted. C: Unaffected Y: Set D: Unaffected H: Unaffected H: Unaffected H: Unaffected H: Unaffected R @Rd!, @Rs, r Ch @Rd!, @Rs, r Ch @Rd!, @Rs, r DR @Rd!, @Rs, r	INDRB src: IR SINDR src: IR SINDR SINDR dst - src AUTODECREMENT dst (by 1 if byte, by 2 $r - r - 1$ repeat until $r = 0$ This instruction is used for block input of s for norfmal I/O operation; SINDR and SINI The contents of the I/O port addressed by the memory location addressed by the desibits. The destination register is then decreters two if a word instruction, thus moving the string in memory. The word register special decremented by one. The address of the I/U unchanged. The entire operation is repeat zero. This instruction can input from 1 to 6 must not be greater than 32768 for INDR o This instruction can be interrupted after ear program counter value of the start of this is request is accepted, so that the instruction cycles should be added to this instruction's that is accepted. C: Unaffected Instruction Format R @Rd!, @Rs, r Nonsegmented Mode R @Rd!, @Rs, r 0011101 W Rs \neq 0 1005 OR @Rd!, @Rs, r 0011101 W Rs \neq 0 0000	INDRB SINDR SINDRsrc: IRSINDR SINDRB $src: IR$ dst \leftarrow src AUTODECREMENT dst (by 1 if byte, by 2 if word) r \leftarrow r - 1 repeat until r = 0This instruction is used for block input of strings of for normal I/O operation; SINDR and SINDRB are The contents of the I/O port addressed by the sourt the memory location addressed by the destination r bits. The destination register is then decremented by two if a word instruction, thus moving the pointer t string in memory. The word register specified by " decremented by one. The address of the I/O port is unchanged. The entire operation is repeated until zero. This instruction can input from 1 to 65536 byf must not be greater than 32768 for INDR or SINDR. This instruction can be interrupted after each exect program counter value of the start of this instruction request is accepted, so that the instruction can be p cycles should be added to this instruction's execution that is accepted.C: Unaffected Z: Unaffected H: Unaffected	INDRB SINDR SINDRBsrc: IRdst \leftarrow src AUTODECREMENT dst (by 1 if byte, by 2 if word) $r \leftarrow r = 1$ repeat until $r = 0$ This instruction is used for block input of strings of data. INDR and INDRB are for normal I/O operation; SINDR and SINDRB are used for special I/O operati The contents of the I/O port addressed by the source word register are loaded the memory location addressed by the destination register. I/O port addresses by the destination register is then decremented by one if a byte instruction, two if a word instruction, thus moving the pointer to the previous element of th string in memory. The word register specified by "r" (used as a counter) is the decremented by one. The address of the I/O port in the source register is unchanged. The entire operation is repeated until the result of decrementing r zero. This instruction can input from 1 to 65536 bytes or 32768 words (the valumust not be greater than 32768 for INDR or SINDR). This instruction can be interrupted after each execution of the basic operation program counter value of the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed. Seven m cycles should be added to this instruction's execution time for each interrupt r that is accepted.C:Unaffected H: Unaffected H: Unaffected H: UnaffectedNonsegmented Mode Segmented ModeSegmented Mode Segmented ModeBe @Adi. @Rs. r $0011101 \sqrt[N Rs + 0 1005 \\ 0000 r & Rd + 0 0000 \end{bmatrix}$ 11+10n $0011101 \sqrt[N Rs + 0 1005 \\ 0000 r & Rd + 0 0000 \end{bmatrix}$

Privileged INDR (SINDR) (Special) Input, Decrement and Repeat

Example:

If register R1 contains %202A, register R2 contains the Special I/O address %0AFC, and register R3 contains 8, the instruction

SINDRB @R1, @R2, R3

will input 8 bytes from the special I/O port 0AFC and leave them in descending order from %202A to %2023. Register R1 will contain %2022, and R3 will contain 0. R2 will not be affected. The V flag will be set. This example assumes nonsegmented mode; in segmented mode, R1 would be replaced by a register pair.

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: n = number of data elements transferred.

INI (SINI) Privileged (Special) Input and Increment

		dst: IR rc: IR
Operation:	dst ← src AUTOINCREMENT dst (by 1 if b r ← r ´- 1	yte, by 2 if word)
	mal I/O operation; SINI, SINIB a the I/O port addressed by the soution destination register is then increa- word instruction, thus moving the memory. The word register speci	input of strings of data. INI, INIB are used for nor- re used for special I/O operation. The contents of urce word register are loaded into the memory loca- register. I/O port addresses are 16 bits. The mented by one if a byte instruction, or by two if a e pointer to the next element of the string in fied by "r" (used as a counter) is then decremented ort in the source register is unchanged.
Flags:	C: Unaffected Z: Undefined S: Unaffected V: Set if the result of decrementi D: Unaffected H: Unaffected	ng r is zero; cleared otherwise

Addressing	Assembler Language	Nonsegmented Mode	•	Segmented Mode	
Mode	Syntax	Instruction Format C		Instruction Format	Cycles
IR:	INI @Rd ¹ , @Rs, r INIB @Rd ¹ , @Rs, r SINI @Rd ¹ , @Rs, r SINIB @Rd ¹ , @Rs, r	0011101 W Rs ≠ 0 100S 0000 r Rd ≠ 0 1000	21	0011101 W Rs ≠ 0 100S 00000 r Rd ≠ 0 1000	21

Example:

In nonsegmented mode, if register R4 contains %4000, register R6 contains the I/O port address %0229, the port %0229 contains %B9, and register R0 contains %0016, the instruction

INIB @R4, @R6, R0

will leave the value %B9 in location %4000, the value %4001 in R4, and the value %0015 in R0. Register R6 still contains the value %0229. The V flag is cleared. In segmented mode, R4 would be replaced by a register pair.

Privileged **INIR (SINIR)** (Special) Input, Increment and Repeat

	INIR dst, src, r INIRB SINIR SINIRB	dst: IR src: IR			
Operation:		1ENT dst (by 1 if byte, by 2 = 0,	if word)		
	for normal I/O contents of the memory locatic bits. The destin two if a word in The word regis The address of is repeated unt I to 65536 byte INIR or SINIR) This instruction program count	operation; SINIR and SINI I/O port addressed by the on addressed by the destina- nation register is then incre- nstruction, thus moving the ster specified by "r" (used a the I/O port in the source the I/O port in the source til the result of decrementin es or 32768 words (the value - n can be interrupted after e ter value of the start of this	RB are us source w tion regis mented b pointer t s a coun register i g r is zer o for r mu ach exect instructio	data. INIR and INIRB are used for special I/O operation ord register are loaded into ster. I/O port addresses are by one if a byte instruction, to the next element in the structor, to the next element in the structor, ter) is then decremented by s unchanged. The entire op o. This instruction can inpu- ust not be greater than 3276 ution of the basic operation in is saved before the interri- properly resumed. Seven m	h. The the l6 or by ring. one. eration t from 8 for . The upt
	cycles should b that is accepted		s executi	on time for each interrupt r	equest
Flags:	C: Unaffected Z: Unaffected S: Unaffected V: Set D: Unaffected H: Unaffected				
Addressing	Assembler Language	Nonsegmented Mod	e	Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	INIR @Rd ¹ , @Rs, r INIRB @Rd ¹ , @Rs, r	0011101 W Rs ≠ 0 000S	11 + 10n	0011101 W Rs ≠ 0 000S	11 + 10n

Rd ≠ 0 0000

0000

r

SINIR @Rd1, @Rs, r

SINIRB @Rd1, @Rs, r

0000

r

Rd ≠ 0 0000

INIR (SINIR) Privileged (Special) Input, Increment and Repeat

Example:

In nonsegmented mode, if register R1 contains %2023, register R2 contains the I/O port address %0551, and register R3 contains 8, the statement

INIRB @R1, @R2, R3

will input 8 bytes from port %0051 and leave them in ascending order from %2023 to %202A. Register R1 will contain %202B, and R3 will contain 0. R2 will not be affected. The V flag will be set. In segmented mode, a register pair must be used instead of R1.

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: n = number of data elements transferred.

Privileged

IRET Interrupt Return

IRET

Operation:	Nonsegmented SP ← SP + 2 (Pop "identifier") PS ← @SP SP ← SP + 4	Segmented $SP \leftarrow SP + 2 (Pop ``identifier'')$ $PS \leftarrow @SP$ $SP \leftarrow SP + 6$

This instruction is used to return to a previously executed procedure at the end of a procedure entered by an interrupt or trap (including a System Call instruction). First, the "identifier" word associated with the interrupt or trap is popped from the systém processor stack and discarded. Then contents of the location addressed by the system processor stack pointer are popped into the program status (PS), loading the Flags and Control Word (FCW) and the program counter (PC). The new value of the FCW is not effective until the next instruction, so that the status pins will not be affected by the new control bits until after the IRET instruction execution is completed. The next instruction executed is that addressed by the new contents of the PC. The system stack pointer (R15 if nonsegmented, or RR14 if segmented) is used to access memory. When using a Z8001, the operation of IRET in nonsegmented mode is undefined. A Z8001 must be in segmented mode when an IRET instruction is performed.

Flags:

- **C:** Loaded from processor stack
- Z: Loaded from processor stack
- S: Loaded from processor stack
- P/V: Loaded from processor stack
- **D**: Loaded from processor stack
- H: Loaded from processor stack

R JJacobian	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
	IRET	01111011 00000000	13	01111011 00000000	16

Example:

In the nonsegmented Z8002 version, if the program counter contains %2550, the system stack pointer (R15) contains %3000, and locations %3000, %3002 and %3004 contain %7F03, a saved FCW value, and %1004, respectively, the instruction IRET

will leave the value %3006 in the system stack pointer and the program counter will contain %1004, the address of the next instruction to be executed. The program status will be determined by the saved FCW value.

JP cc, dst

dst: IR, DA, X

Operation:

If cc is satisfied, then PC \leftarrow dst

A conditional jump transfers program control to the destination address if the condition specified by "cc" is satisfied by the flags in the FCW. See list of condition codes. If the condition is satisfied, the program counter (PC) is loaded with the designated address; otherwise, the instruction following the JP instruction is executed.

Flags:

No flags affected

Destination Addressing	8	Nonsegmented Mode)	Segmented Mode	
Mode	Assembler Language Syntax	Instruction Format	Cycles ²	Instruction Format	Cycles ²
IR:	JP cc, @Rd1	00 011110 Rd≠0 cc	10/7	00 011110 Rd≠0 cc	15/7
DA:	JP cc, address	01 011110 0000 cc address	717	SS 01 011110 0000 cc 0 segment offset	8/8
				01 011110 0000 cc SL 1 segment 0000 0000 offset	10/10
X :	JP cc, addr(Rd)	01 011110 Rd≠0 cc address	8/8	SS <mark>01 011110 Rd≠0 cc 0 segment offset</mark>	11/11
				01 011110 Rd≠0 cc SL 1 segment 0000 0000 offset	11/11

Example:

If the carry flag is set, the statement

JP C, %1520

replaces the contents of the program counter with %1520, thus transferring control to that location.

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: The two values correspond to jump taken and jump not taken.

IR Jump Relative

	JR cc, dst	dst: RA	χ
Operation:	if cc is satisfied then	PC + PC + (2 × displacement)	
	tion specified by "cc" If the condition is sati with the designated a executed. The destina instruction, then addi destination address. T tion byte following th in the range -128 to	ransfers program control to the der is satisfied by the flags in the FCW slied, the program counter (PC) is ddress; otherwise, the instruction ation address is calculated by doul ng this value to the updated value The updated PC value is taken to be e JR instruction, while the displace + 127. Thus, the destination addree to start of the JR instruction. In the ot affected.	Y. See list of condition codes. loaded following the JR instruction is oling the displacement in the e of the PC to derive the be the address of the instruc- ement is an 8-bit signed value ss must be in the range -254

The assembler automatically calculates the displacement by subtracting the PC value of the following instruction from the address given by the programmer.

Flags: No flags affected

Destination Addressing		Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
RA:	JR cc, address	1110 cc displacement	6	1110 cc displacement	6

Example:

If the result of the last arithmetic operation executed is negative, the following four instructions (which occupy a total of twelve bytes) are to be skipped. This can be accomplished with the instruction

JR MI, \$ +14

If the S flag is not set, execution continues with the instruction following the JR.

A byte-saving form of a jump to the label LAB is

IR LAB

where LAB must be within the allowed range. The condition code is "blank" in this case, and indicates that the jump is always taken.

LD Load			
	LD dst, src LDB LDL	dst: R src: R, IR, DA, X, BA, BX or dst: IR, DA, X, BA, BX src: R or dst: R, IR, DA, X src: IM	
Operation:	dst ← src		

The contents of the source are loaded into the destination. The contents of the source are not affected.

There are three versions of the Load instruction: Load into a register, load into memory and load an immediate value.

Flags: No flags affected

Load Register

Source	.	Nonsegmented Mode	•	Segmented Mode		
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
R:	LD Rd, Rs LDB Rbd, Rbs	10 10000 W Rs Rd	3	10 10000 W Rs Rd	3	
	LDL RRd, RRs	10 010100 RRs RRd	5	10 010100 RRs RRd	5	
IR:	LD Rd, @Rs1 LDB Rbd, @Rs1	0010000 W Rs≠0 Rd	7	0010000 W Rs≠0 Rd	7	
	LDL RRd, @Rs1	00 010100 Rs≠0 RRd	11	00 010100 Rs≠0 RRd	11	
DĀ:	LD Rd, address LDB Rbd, address	01 10000 W 0000 Rd address	9	SS 01 10000 W 0000 Rd 0 segment offset	10	
				01 10000 W 0000 Rd SL 1 segment 0000000 0000 offset	12	
	'LDL RRd, address	01 010100 0000 RRd address	12	SS 01 010100 0000 RRd 0 segment offset	13	
				01 010100 0000 RRd SL 1 segment 00000000 offset	15	

Source		Nonsegmented Mode	•	Segmented Mode		
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
X:	LD Rd, addr(Rs) LDB Rbd, addr(Rs)	01 10000 W Rs≠0 Rd address	10	SS 0 1 1 0 0 0 0 W Rs ≠ 0 Rd 0 segment offset	10	
				01 10000 W Rs≠0 Rd 1 segment 00000000 offset	13	
	LDL RRd, addr(Rs)	01 010100 Rs≠0 RRd address	13	SS 0 1 0 1 0 1 0 0 Rs ≠ 0 RRd 0 segment offset	13	
				01 010100 Rs≠0 RRd SL 1 segment 0000000 offset	16	
BA:	LD Rd, Rs ¹ (#disp) LDB Rbd, Rs ¹ (#disp)	00 11000 W Rs≠0 Rd displacement	14	00 11000 W Rs≠0 Rd displacement	14	
	LDL RRd, Rs1(#disp)	00 110101 Rs≠0 Rd displacement	17	0 0 1 1 0 1 0 1 Rs ≠ 0 Rd displacement	17	
BX:	LD Rd, Rs1(Rx) LDB Rd, Rs1(Rx)	01 11000 W Rs≠0 Rd 00000 Rx 0000 0000	14	01 11000 W Rs≠0 Rd 0000 Rx 00000000	14	
	LDL RRd, Rs ¹ (Rx)	01 11010 1 Rs≠0 Rd 00000 Rx 00000 0000	17	01 11010 1 Rs≠0 Rd 0000 Rx 0000 0000	17	

Load Register (Continued)

Load Memory

Destination Addressing	1	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	LD @Rd ¹ , Rs LDB @Rd ¹ , Rbs LDL @Rd ¹ , RRs	00 10111 W Rd ≠ 0 Rs 00 011101 Rd ≠ 0 RRs	8 11	00 10111 W Rd ≠ 0 Rs 00 011101 Rd ≠ 0 RRs	8 11

Load Memory (Continued)


Destination		Nonsegmented Mode		Segmented Mode		
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
DA:	LD address, Rs LDB address, Rbs.	01 10111 W 0000 Rs address	11	SS 01 10111 W 0000 Rs 0 segment offset	12	
				01 10111 W 0000 Rs SL 1 segment 0000000 offset	14	
DĀ:	LDL address, RRs	01 011101 0000 RRs address	14	SS 01 011101 0000 RRs 0 segment offset	15	
				01 011101 0000 RRs SL 1 segment 0000000 offset	17	
X:	LD addr(Rd), Rs LDB addr(Rd), Rbs	01 10111 W Rd≠0 Rs address	12	SS 0 1 1 0 1 1 1 W Rd≠0 Rs 0 segment offset	12	
				01 10111 W Rd≠0 Rs 1 segment 00000000 offset	15	
	LDR addr(Rd), RRs	01 011101 Rd≠0 RRs address	15	SS 01 011101 Rd ≠ 0 RRs 0 segment offset	15	
				01 011101 Rd≠0 RRs 1 segment 00000000 0000 offset 0 0 0	18	
BA:	LD Rd¹(#disp), Rs LDB Rd¹(#disp), Rbs	00 1 1 0 0 1 W Rd≠0 Rs displacement	14	00 11001 W Rd≠0 Rs displacement	14	
	LDL Rd ¹ (#disp), RRs	00 110111 Rd≠0 RRs displacement	17	00 110111 Rd≠0 RRs displacement	17	
BX:	LD Rd ¹ (Rx), Rs LDB Rd ¹ (Rx), Rbs	01 11001 W Rd≠0 Rs 00000 Rx 00000000	14	01 11001 W Rd≠0 Rs 0000 Rx 00000000	14	
	LDL Rd ¹ (Rx), RRs	01 110111 Rd≠0 RRs 0000 Rx 00000000	17	01 110111 Rd≠0 RRs 0000 Rx 00000000	17	

Destination Addressing	Assembler Language	Nonsegmented Mode	•	Segmented Mode	Segmented Mode	
Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
R:	LD Rd, #data	00 100001 0000 Rd data	7	00 100001 0000 Rd data	7	
	LDB Rbd, #data ²	00 100000 0000 Rd data data	7	00 10000 0000 Rd data data	7	
		1100 Rd data	5	1100 Rd data	5	
	LDL RRd, #data	0 0 0 1 0 1 0 0 0 0 0 0 RRd 31 data (high) 16 15 data (low) 0	11	00 010100 0000 RRd 31 data (high) 16 15 data (low) 0	11	
IR:	LD @Rd ¹ , #data	00 001101 Rd ≠0 0101 data	11	00 001101 Rd ≠ 0 0101 data	11	
	LDB @Rd ¹ , #data	00 001100 Rd ≠0 0101 data data	11	00 001100 Rd ≠0 0101 data data	11	
DĂ:	LD address, #data	01 001101 0000 0101 address data	14	01 001101 0000 0101 SS 0 segment offset data	15	
				SL 01 001101 0000 0101 1 segment 0000 0000 offset data	17	
	LDB address, #data	01 001100 0000 0101 address data data	14	01 001100 0000 0101 0 segment offset data data	15	
				SL 01 001100 0000 0101 1 segment 0000 0000 offset	17	
			l	data data		

Load Immediate Value

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

Note 2: Although two formats exist for "LDB R, IM", the assembler always uses the short format. In this case, the "src field" in the instruction format encoding contains the source operand.



Example: Several examples of the use of the Load instruction are treated in detail in Chapter 4 under addressing modes.

LDA Load Address

LDA dst, src

dst: R src: DA, X, BA, BX

Operation:

dst - address (src)

The address of the source operand is computed and loaded into the destination. The contents of the source are not affected. The address computation follows the rules for address arithmetic. The destination is a word register in nonsegmented mode, and a register pair in segmented mode.

In segmented mode, the address loaded into the destination has an undefined value in all reserved bits (bits 16-23 and bit 31). However, this address may be used by subsequent instructions in the indirect based or base-index addressing modes without any modification to the reserved bits.

Flags:

No flags affected

Source Addressing	Assembler Language	Nonsegmented Mode	•	Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
DA:	LDA Rd ¹ , address	01 110110 0000 Rd address	12	SS 01 110110 0000 RRd 0 segment offset	13
				01 110110 0000 RRd 1 segment 0000 0000 offset	15
X:	LDA Rd ¹ , addr(Rs)	01 110110 Rs≠0 Rd address	13	SS 0 1 1 1 0 1 1 0 Rs ≠ 0 RRd 0 segment offset	13
				01 110110 Rs≠0 RRd 1 segment 0000 0000 offset	16
BA:	LDA Rd ¹ , Rs ¹ (#disp)	00110100 Rs≠0 Rd displacement	15	00110100 Rs≠0 Rd displacement	15
BX:	LDA Rd ¹ , Rs ¹ (Rx)	01110100 Rs≠0 Rd 00000 Rx 00000 0000	15	01110100 Rs≠0 Rd 00000 Rx 00000 0000	15

LDA Load Address

Examples:	LDA	R4,STRUCT	lin nonsegmented mode, register R4 is loaded! !with the nonsegmented address of the location! !named STRUCT!
	LDA	RR2, <<3>> 8(R4)	lin segmented mode, if index register R4! lcontains %20, then register RR2 is loaded! !with the segmented address (<<3>>, offset %28)!
	LDA	RR2,RR4(#8)	lin segmented mode, if base register RR4! !contains %01000020, then register RR2 is loaded! !with the segment address << 1 >> %28! !(segment 1, offset %28)!

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

LDAR Load Address Relative

	LDAR dst, src	dst: R src: RA
Operation:	dst 🗕 ADDRESS (src)	
	contents of the source ar nonsegmented mode, an	e operand is computed and loaded into the destination. The e not affected. The destination is a word register in d a register pair in segmented mode. In segmented mode, the destination has all "reserved" bits (bits 16-23 and bit 31)
	instruction to the update The updated PC value is LDAR instruction, while -32768 to +32767. The a	mode is calculated by adding the displacement in the d value of the program counter (PC) to derive the address, s taken to be the address of the instruction byte following the the displacement is a 16-bit signed value in the range addition is performed following the rules of address fications to the segment number in segmented mode. Thus

The assembler automatically calculates the displacement by subtracting the PC value of the following instruction from the address given by the programmer.

in segmented mode, the source operand must be in the same segment as the LDAR

Source	T	Nonsegmented Mode			Segmented Mode		
Addressing Mode	Assembler Language Syntax	Instruction Format		Cycles	Instruction Format	Cycles	
RA:	LDAR Rd ¹ , address	00110100 0000 Rd displacement		15	00110100 0000 Rd displacement	15	
Example:	LDAR R2, ^r	TABLE	!in nonsegme !with the addi		de, register R2 is loaded! ABLE!		
	LDAR RR4	TABLE	lloaded with t	he segm	register pair RR4 is! ented address of TABLE,! same segment as the progr	am!	

Flags: No flags affected

instruction.

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

LDCTL Load Control

LDCTL dst, src dst: CTLR src: R or dst: R src: CTLR

Operation:

dst 🗕 src


This instruction loads the contents of a general purpose register into a control register, or loads the contents of a control register into a general-purpose register. The control register may be one of the following CPU registers:

FCW	Flag and Control Word
REFRESH	Refresh Control
PSAPSEG	Program Status Area Pointer - segment number
PSAPOFF	Program Status Area Pointer - offset
NSPSEG	Normal Stack Pointer - segment number
NSPOFF	Normal Stack Pointer - offset

The operation of each of the variants of the instruction is detailed below. The ones which load data into a control register are described first, followed by the variants which load data from a control register into a general purpose register. Whenever bits are marked reserved, the corresponding bit in the source register must be either 0 or the value returned by a previous load from the same control register. For compatibility with future CPUs, programs should not assume that memory copies of control registers contain 0s, nor should they store data in reserved fields of memory copies of control registers.

Load Into Control Register

LDCTL FCW, Rs



LDCTL Load Control

LDCTL NSPSEG, Rs **Operation:** NSPSEG (0:15) - Rs (0:15) 15 14 13 12 11 10 ٩ 8 5 Rs: NSPSEG: In segmented mode, the NSPSEG register is the normal mode R14 and contains the segment number of the normal mode processor stack pointer which is otherwise inaccessible for system mode. In nonsegmented mode, R14 is not used as part of the normal processor stack pointer. This instruction may not be used in nonsegmented mode. LDCTL NSPOFF, Rs NSP, Rs NSPOFF (0:15) - Rs (0:15) **Operation:** 14 13 12 11 10 9 7 я Rs: *NSPOFF: *NSP in nonsegmented mode In segmented mode, the NSPOFF register is R15 in normal mode and contains the offset part of the normal processor stack pointer. In nonsegmented mode, R15 is the

> entire normal processor stack pointer. In nonsegmented Z8002, the mnemonic "NSP" should be used in the assembly language statement, and indicates the same control register as the mnemonic "NSPOFF"

LDCTL PSAPSEG, Rs

PSAPSEG (8:14) - Rs (8:14)

Operation:

The PSAPSEG register may not be used in the nonsegmented Z8002. In the segmented Z8001, care must be exercised when changing the two PSAP register values so that an interrupt occurring between the changing of PSAPSEG and PSAPOFF is handled correctly. This is typically accomplished by first disabling interrupts before changing PSAPSEG and PSAPOFF.


LDCTL Load Control

Privileged

LDCTL PSAPOFF, Rs PSAP, Rs

Operation:

PSAPOFF (8:15) 🗕 Rs (8:15)



*PSAP in nonsegmented mode


In the nonsegmented Z8002, the mnemonic "PSAP" should be used in the assembly language statement and indicates the same control register as the mnemonic "PSAPOFF". In the segmented Z8001, care must be exercised when changing the two PSAP register values so that an interrupt occurring between the changing of PSAPSEG and PSAPOFF is handled correctly. This is typically accomplished by first disabling interrupts before changing PSAPSEG and PSAPOFF. The low order byte of PSAPOFF should be 0.

Load From Control Register

LDCTL Rd, FCW




Rd (2:7) ← FCW (2:7) Rd (11:15) ← FCW (11:15) (Z8001 only) Rd (11:14) ← FCW (11:14) (Z8002 only) Rd (0:1) ← UNDEFINED Rd (8:10) ← UNDEFINED Rd (15) ← 0 (Z8002 only)




LDCTL Rd, REFRESH

Operation:

Rd (1:8) \leftarrow REFRESH (1:8) Rd (0) \leftarrow UNDEFINED Rd (9:15) \leftarrow UNDEFINED







LDCTL Load Control

Privileged

LDCTL Rd, Rd,	, NSPC , NSP	OFF									
Rd (0:15) 🚽	- NSP	OFF ((0:15)								
*NSPOFF:	15 14	13 12	11 10	9	8	7 6	5 4	3	2	1'	0
	V V	TT.	+ +	V			+ +	1	V	V	V
Rd:								1			

*NSP in nonsegmented mode

In nonsegmented mode, the mnemonic NSP should be used in the assembly language statement, and it indicates the same control register as the mnemonic NSPOEF.

Flags:

Operation:

No flags affected, except when the destination is the Flag and Control Word (LDCTL FCW, Rs), in which case all the flags are loaded from the source register.

Source Addressing	Assembler Language	Nonsegmented Mode)	Segmented Mode		
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
	LDCTL FCW, Rs	01111101 Rs 1010	7	01111101 Rs 1010	7	
	LDCTL REFRESH, Rs	01111101 Rs 1011	7	01111101 Rs 1011	7	
	LDCTL PSAPSEG, Rs			01111101 Rs 1100	. 7	
	LDCTL PSAPOFF, Rs PSAP, Rs	01111101 Rs 1101	7	01111101 Rs 1101	7	
	LDCTL NSPSEG, Rs			01111101 Rs 1110	7	
	LDCTL NSPOFF, Rs NSP, Rs	01111101 Rs 1111	7	01111101 Rs 1111	7	
Destination Addressing	Assembler Language	Nonsegmented Mode)	Segmented Mode		
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
	LDCTL Rd, FCW	01111101 Rd 0010	7	01111101 · Rd 0010	7	
	LDCTL Rd, REFRESH	01111101 Rd 0011	7	01111101 Rd 0011	7	
	LDCTL Rd, PSAPSEG			01111101 Rd 0100	7	
	LDCTL Rd, PSAPOFF LDCTL Rd, PSAP LDCTL Rd, NSPSEG	01111101 Rd 0101	7	01111101 Rd 0101	7	
	LUCIL NU, NSPSEG			01111101 Rd 0110	7	
1			1		1	

LDCTLB Load Control Byte

LDCTLB dst, src

dst: FLAGS src: R or dst: R src: FLAGS

Operation: dst - src

This instruction is used to load the FLAGS register or to transfer its contents into a general-purpose register. Note that this is not a privileged instruction.

Load Into FLAGS Register


LDCTLB FLAGS, Rbs

FLAGS (2:7) - src (2:7)

The contents of the source (a byte register) are loaded into the FLAGS register. The lower two bits of the FLAGS register and the entire source register are unaffected.

Rbs:

FLAGS:




Load From FLAGS Register

LDCTLB Rbd, FLAGS

dst (2:7) ← FLAGS (2:7) dst (0:1) ← 0

The contents of the upper six bits of the FLAGS register are loaded into the destination (a byte register). The lower two bits of the destination register are cleared to zero. The FLAGS register is unaffected.



Flags:

When the FLAGS register is the destination, all the flags are loaded from the source. When the FLAGS register is the source, none of the flags are affected.

LDCTLB Load Control Byte

 Assembler Language	Nonsegmented Mode	•	Segmented Mode		
Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
LDCTLB FLAGS, Rbs	10001100 Rs 1001	7	10001100 Rs 1001	7	
LDCTLB Rbd, FLAGS	10001100 Rd 0001	7	10001100 Rd 0001	7	

LDD Load and Decrement

	LDD dst, src, r LDDB	dst: IR src: IR				
Operation:	dst ← src AUTODECREMENT dst and src (by 1 if byte, by 2 if word) r ← r - 1					
Flags:	tion addressed destination reg one if LDDB, c the strings. The overlapping re decremented b C: Unaffected Z: Undefined S: Unaffected	ed ed e result of decrementing r is zero; cleared otherwise ed				
		Nonsegmented Mode		Segmented Mode		
Äddressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
IR:	LDD @Rs ¹ , @Rd ¹ , r LDDB @Rs ¹ , @Rd ¹ , r	1011101 W Rs≠0 1001 0000 r Rd≠0 1000	20	1011101 W Rs ≠ 0 1001 0000 r Rd ≠ 0 1000	20	
Example:	In nonsegmen	ted mode, if register R1 con	tains %2	202A, register R2 contains %	6404A.	

Example: In nonsegmented mode, if register R1 contains %202A, register R2 contains %404A, the word at location %404A contains %FFFF, and register R3 contains 5, the instruction

LDD @R1, @R2, R3

will leave the value %FFFF at location %202A, the value %2028 in R1, the value %4048 in R2, and the value 4 in R3. The V flag will be cleared. In segmented mode, register pairs would be used instead of R1 and R2.

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

LDDR Load, Decrement and Repeat

	LDDR dst, src, LDDRB	r dst: IR src: IR			
Operation:		MENT dst and src (by 1 if by	yte, by 2	if word)	
	tion addressed destination reg one if LDDRB, in the strings. decremented b ting r is zero. 1 non-overlappin 1 to 32768 word The effect of de and destination address. Placin	by the source register are lister. The source and destin or by two if LDDR, thus mo The word register specified y one. The entire operation for source, destination, and g registers. This instruction ds (the value for r must not ecrementing the pointers du a strings overlap with the so g the pointers at the higher	oaded in nation rec oving the by "r" (u is repea d counter can tran be greated uring the urce string t address	ted until the result of decrea registers must be separate asfer from 1 to 65536 bytes of er than 32768 for LDDR). transfer is important if the s ang starting at a lower memo s of the strings and decrement	y the d by ements and or from source ry enting
	overlapping are This instruction program count request is acce	ea. 1 can be interrupted after e er value of the start of this i pted, so that the instruction	ach exect nstructio can be p	opied without destroying th ution of the basic operation. n is saved before the interru properly resumed. Seven cy of for each interrupt request	The upt cles
Flags:	C: Unaffected Z: Undefined S: Unaffected V: Set D: Unaffected H: Unaffected				
Addressing	Assembler Language	Nonsegmented Mod	e	Segmented Mode	
Mode	Syntax	Instruction Format	Cycles ²	Instruction Format	Cycles ²
IR:	LDDR @Rd ¹ , @Rs ¹ , r LDDRB @Rd ¹ , @Rs ¹ , r	1011101 W Rs 1001 0000 r Rd 0000	11 + 9n	1011101 W Rs 1001 0000 r Rd 0000	11 + 9 n

Example:

In nonsegmented mode, if register R1 contains %202A, register R2 contains %404A, the words at locations %4040 through %404A all contain %FFFF, and register R3 contains 6, the instruction

LDDR @R1, @R2, R3

will leave the value %FFFF in the words at locations %2020 through %202A, the value %201E in R1, the value %403E in R2, and 0 in R3. The V flag will be set. In segmented mode, register pairs would be used instead of R1 and R2.

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: n = number of data elements transferred.

LDI Load and Increment

		LDI dst, src, r LDIB		dst: IR src: IR			
Operation	:	dst \leftarrow src AUTOINCREM r \leftarrow r - 1	IENT dst and src	(by l if by	rte, by 2	if word)	
Flags:		tion addressed destination reg one if LDIB, or strings. The so overlapping re decremented b C: Unaffected Z: Undefined	by the source re rister. The source r by two if LDI, the urce, destination registers. The word	egister are l and destir hus moving , and coun	loaded in nation re- g the poin ter regis	is of data. The contents of the not the location addressed b gisters are then incremented inters to the next elements in ters must be separate and n by "r" (used as a counter) i	y the d by the on-
	T	S: Unaffected V: Set if the re D: Unaffected H: Unaffected	esult of decremen	iting r is ze	ero, clear	red otherwise	
Addressing	Assem	nbler Language	Nonsegm	ented Mode	•	Segmented Mode	
Mode		Syntax	Instruction l	Format	Cycles	Instruction Format	Cycles
IR:		ØRd ¹ , @Rs ¹ , r @Rd ¹ , @Rs ¹ , r	1011101 W Rs 0000 r Rd	≠0 0001 ≠0 1000	20	1011101 W Rs ≠ 0 0001 0000 r Rd ≠ 0 1000	20
Example:		data from one ment is require	location to anoth ed. The following	er, but an i sequence	intermed transfers	ions which transfers a string liate operation on each data s a string of 80 bytes, but tes which terminates the loop if	ele- sts for
		found. This exa	ample assumes n used instead of			. In segmented mode, regis	ter

LOOP:	LDA	n-, shebor	
DONE:	CPB JR LDIB JR	@R2, #%0D EQ, DONE @R1, @R2, R3 NOV, LOOP	lcheck for return character! lexit loop if found! ltransfer next byte! lrepeat until counter = 0!
DONE:			

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

LDIR Load, Increment and Repeat

	LDIR dst, src, LDIRB	r dst: IR src: IR			
Operation:	dst ← src AUTOINCREM r ← r - 1 repeat until R	TENT dst and src (by 1 if b	yte; by tw	o if word)	
	tion addressed destination reg one if LDIRB, o strings. The wo by one. The er The source, de registers. This	by the source register are ister. The source and desti- or by two if LDIR, thus mo- ord register specified by "r thire operation is repeated stination, and counter regi	loaded in nation rec ving the p " (used as until the r sters must m 1 to 655	s of data. The contents of the to the location addressed by gisters are then incremente ointers to the next element a acounter) is then decrem esult of decrementing r is z be separate and non-over 36 bytes or from 1 to 3276 68 for LDIR).	by the d by s in the ented zero. lapping
	and destinatior address. Placir	a strings overlap with the so og the pointers at the lowes sures that the source string	ource strir t address	ransfer is important if the s ng starting at a higher men of the strings and incremen opied without destroying th	nory nting .
	program count request is acce	er value of the start of this pted, so that the instruction	instruction n can be p	ation of the basic operation in is saved before the interr properly resumed. Seven c for each interrupt request	upt ycles
Flags:	C: Unaffected Z: Undefined S: Unaffected V: Set D: Unaffected H: Unaffected				
Addressing	Assembler Language	Nonsegmented Mod	le	Segmented Mode	
Mode	Syntax	Instruction Format	Cycles ²	Instruction Format	Cycles ²

Mode	Syntax	Instruction Format	Cycles ²	Instruction Format	Cycles ²
IR:	LDIR @Rdl, @Rsl, r LDIRB @Rdl, @Rsl, r	1011101 W Rs≠0 0001 0000 r Rd≠0 0000	11 + 9n	1011101 W Re≠0 0001 0000 r Rd≠0 0000	11 + 9 n

LDIR Load, Increment and Repeat

Example:

The following sequence of instructions can be used in nonsegmented mode to copy a buffer of 512 words (1024 bytes) from one area to another. The pointers to the start of the source and destination are set, the number of words to transfer is set, and then the transfer takes place.

LDA	R1, DSTBUF
LDA	R2, SRCBUF
LD	R3, #512
LDIR	@R1, @R2, R3

In segmented mode, R1 and R2 must be replaced by register pairs.

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: n = number of data elements transferred.

LDK Load Constant

	LDK dst, src	dst: R src: IM			
Operation	: dst 🗕 src (src	e = 0 to 15)			
Flags:	destination reg	ister. The source operand is bits of the destination regist	a value	the src field) is loaded into t from 0 to 15. It is loaded in a the high-order 12 bits are	
Destination Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	LDK Rd, #data	10 111101 Rd data	5	10 111101 Rd data	5

Example:

To load register R3 with the constant 9: LDK R3,#9

LDM Load Multiple

LDM dst, src, n dst: R src: IR, DA, X or dst: IR, DA, X src: R

Operation:

dst 🖛 src(n words)

The contents of n source words are loaded into the destination. The contents of the source are not affected. The value of n lies between 1 and 16, inclusive. This instruction moves information between memory and registers; registers are accessed in increasing order starting with the specified register; R0 follows R15. The instruction can be used either to load multiple registers into memory (e.g. to save the contents of registers upon subroutine entry) or to load multiple registers from memory (e.g. to restore the contents of registers upon subroutine exit).

The instruction encoding contains values from 0 to 15 in the "num" field corresponding to values of 1 to 16 for n, the number of registers to be loaded or saved.

The starting address is computed once at the start of execution, and incremented by two for each register loaded. If the original address computation involved a register, the register's value will not be affected by the address incrementation during execution. Similarly, modifying that register during a load from memory will not affect the address used by this instruction.

Flags: No flags affected

Load Multiple - Registers From Memory

Source Addressing	Assembler Language	Nonsegmented Mode)	Segmented Mode
Mode	Syntax	Instruction Format	Cycles	Instruction Format Cycles
IR:	LDM Rd, @Rs ¹ , #n	00 011100 Rs≠0 0001 0000 Rd 0000 num	11 + 3 n	00 011100 Rs≠0 0001 0000 Rd 0000 num 11+3n
DĀ:	LDM Rd, address, #n	01 011100 0000 0001 0000 Rd 0000 num address	14 + 3n	01 011100 0000 0001 SS 0000 Rd 0000 num 0 segment offset
				SL 01 011100 0000 0001 1 segment 0000 0000 offset
Х:	LDM Rd, addr(Rs), #n	01 011100 Rs≠0 0001 0000 Rd 0000 num address	15+3n	01 011100 Rs≠0 0001 SS 0000 Rd 0000 num 0 segment offset
				01 011100 Rs≠0 0001 SL 0000 Rd 0000 num 1 segment 0000 0000 offset 0000 0000

LDM Load Multiple

Destination Addressing	Assembler Language	Nonsegmented Mode	•	Segmented Mode
Mode	Syntax	Instruction Format	Cycles	Instruction Format Cycles
IR:	LDM@Rd ¹ , Rs, #n	00 011100 Rd≠0 1001 0000 Rs 0000 num	11 + 3 n	00 011100 Rd≠0 1001 0000 Rs 0000 num 11+3n
DA:	LDM address, Rs, #n	01 011100 0000 1001 0000 Rs 0000 num address	14 + 3 n	SS 0 1 0 1 1 1 0 0 0 0 0 0 1 0 0 1 0 0 0 0 Rs 0 0 0 0 num 15 + 3 n 0 segment offset 0
				SL 01 011100 0000 1001 0000 Rs 0000 num 1 segment 0000 0000 offset 17+3n
X :	LDM addr(Rd), Rs, #n	01 011100 Rd≠0 1001 0000 Rs 0000 num address	15 + 3 n	01 011100 Rd≠0 1001 0000 Rs 0000 num 0 segment offset
				01 011100 Rd ≠0 1001 0000 Rs 0000 num 1 segment 0000 0000 offset 0000 0000

Load Multiple - Memory From Registers

Example:

In nonsegmented mode, if register R5 contains 5, R6 contains %0100, and R7 contains 7, the statement

LDM @R6, R5, #3 -

will leave the values 5, %0100, and 7 at word locations %0100, %0102, and %0104, respectively, and none of the registers will be affected. In segmented mode, a register pair would be used instead of R6.

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: n = number of registers.

LDPS Load Program Status

LDPS src	src:	IR,	DA,
----------	------	-----	-----

Operation:

Flags:

PS 🔶 src

The contents of the source operand are loaded into the Program Status (PS), loading the Flags and Control Word (FCW) and the program counter (PC). The new value of the FCW does not become effective until the next instruction, so that the status pins will not be affected by the new control bits until after the LDPS instruction execution is completed. The next instruction executed is that addressed by the new contents of the PC. The contents of the source are not affected.

Х

This instruction is used to set the Program Status of a program and is particularly useful for setting the System/Normal mode of a program to Normal mode, or for running a nonsegmented program in the segmented Z8001 version. The PC segment number is not affected by the LDPS instruction in nonsegmented mode.

The format of the source operand (Program Status block) depends on the current Segmentation mode (not on the version of the Z8000) and is illustrated in the following figure:



(shaded area is reserved—must be zero)

Source Addressing Assembler Language		Nonsegmented Mode		Segmented Mode		
Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
IR:	LDPS @Rs1	00 111001 Rs≠0 0000	12	00 111001 Rs≠0 0000	16	
DA:	LDPS address	01 111001 0000 0000 address	16	SS 01 111001 0000 0000 0 segment offset	20	
				01 111001 0000 0000 SL 1 segment 0000 0000 offset	22	
X :	LDPS addr(Rs)	01 111001 Rs≠0 0000 address	17	SS 01 111001 Rs≠0 0000 0 segment offset	20	
				01 111001 Rs≠0 0000 SL 1 segment 0000 0000 offset 0 0 0 0	23	

All flags are loaded from the source operand.

Privileged LOPS Load Program Status

Example:

In the nonsegmented Z8002 version, if the program counter contains %2550, register R3 contains %5000, location %5000 contains %1800, and location %5002 contains %A000, the instruction

LDPS @R3

will leave the value %A000 in the program counter, and the FCW value will be %1800 (indicating Normal Mode, interrupts enabled, and all flags cleared.) In the segmented mode, a register pair is used instead of R3. Note: Word register is used in nonsegmented mode, register pair in segmented mode.

LDR Load Relative

LDR dst, src LDRB	dst: R src: RA
LDRL	or
	dst: RA
	src: R

Operation:

dst 🗕 src

The contents of the source operand are loaded into the destination. The contents of the source are not affected. The relative address is calculated by adding the displacement in the instruction to the updated value of the program counter (PC) to derive the operand's address. In segmented mode, the segmented number of the computed address is the same as the segment number of the PC. The updated PC value is taken to be the address of the instruction byte following the LDR, LDRB, or LDRL instruction, while the displacement is a 16-bit signed value in the range -32768 to +32767.

Status pin information during the access to memory for the data operand will be Program Reference, (1100) instead of Data Memory request (1000).

The assembler automatically calculates the displacement by subtracting the PC value of the following instruction from the address given by the programmer.

This instruction must be used to modify memory locations containing program information, such as the Program Status Area, if program and data space are allocated to different segments.

Flags: No flags affected

Load Relative Register

Source Addressing	Assembler Language	Nonsegmented Mod	e	Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format-	Cycles
RĀ:	LDR Rd, address LDRB Rbd, address	0 0 1 1 0 0 0 W 0 0 0 0 0 Rd displacement	14	0011000 W 0000 Rd displacement	14
	LDRL RRd, address	00110101 0000 Rd displacement	17	00110101 0000 Rd displacement	17

LDR Load Relative

Destination Addressing Mode	8	Nonsegmented Mode		Segmented Mode	
	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
RA:	LDR address, Rs LDRB address, Rbs	0011001 W 0000 Rs displacement	14	0 0 1 1 0 0 1 W 0 0 0 0 Rs displacement	14
	LDRL address, RRs	00110111 00000 Rs displacement	17	00110111 0000 Rs displacement	17

Load Relative Memory

Example:

LDR R2, DATA

!register R2 is loaded with the value in the! !location named DATA!

MBIT Multi-Micro Bit Test

	MBIT				
Operation: S - 1 if MI high (inactive); 0 otherwise					
 This instruction is used to synchronize multiple processors' exclusive access to shared hardware resources. The multi-micro input pin (MI) is tested, and the S flag is cleared if the pin is low (active); otherwise, the S flag is set, indicating that the pin is high (inactive). After the MBIT instruction is executed, the S flag can be used to determine whethe a requested resource is available or not. If the S flag is clear, then the resource is not available; if the S flag is set, then the resource is available for use by this CPU. Flags: C: Unaffected Z: Unaffected S: Set if MI is high; cleared otherwise V: Unaffected D: Unaffected 				5 flag the nether re is	
	H: Unaffected			1	
	Assembler Language	Nonsegmented Mode		Segmented Mode	
AS	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
	MBIT	0111101100001010	7	0111101100001010	7

Example:

The following sequence of instructions can be used to wait for the availability of a resource.

LOOP:

MBI	Γ.
JR	PL,LOOF

!test multi-micro input! !repeat until resource is available!

AVAILABLE:

MREO Multi-Micro Request

MREO dst

dst: R

Operation:

Z 🔶 0 if \overline{MI} low (active) then S - 0 MO forced high (inactive) else \overline{MO} forced low (active) repeat dst -1 until dst = 0 if \overline{MI} low (active) then $S \leftarrow 1$ else S 🖛 0 MO forced high (inactive) Z 🖛 1

This instruction is used to synchronize multiple processors' exclusive access to shared hardware resources. A request for a resource is signalled through the multimicro input and output pins (\overline{MI} and \overline{MO}), with the S and Z flags indicating the availability of the resource after the MREO instruction has been executed.

First, the Z flag is cleared. Then the \overline{MI} pin is tested. If the \overline{MI} pin is low (active), the S flag is cleared and the \overline{MO} pin is forced high (inactive), thus indicating that the resource is not available and removing any previous request by the CPU from the MO line.

If the MI pin is high (inactive), indicating that the <u>reso</u>urce may be available, a sequence of machine operations occurs. First, the \overline{MO} pin is forced low (active), signalling a request by the CPU for the resource. Next, a finite delay to allow for propagation of the signal to other processors is accomplished by repeatedly decrementing the contents of the destination (a word register) until its value is zero. Then the \overline{MI} pin is tested to determine whether the request for the resource was acknowledged. If the \overline{MI} pin is low (active), the S flag is set to one, indicating that the resource is available and access is granted. If the \overline{MI} pin is still high (inactive), the S flag is cleared to zero, and the \overline{MO} pin is forced high (inactive), indicating that the request was not granted and removing the request signal for the \overline{MO} . Finally, in either case, the Z flag is set to one, indicating that the original test of the MI pin caused a request to be made.

S flag	Z flag	MO	Indicates
0	0	high	Request not signalled (resource not available)
0	1	high	Request not granted (resource not available)
1	1	low	Request granted (resource available)

C: Unaffected

Z: Set if request was signalled; cleared otherwise

S: Set if request was signalled and granted; cleared otherwise

V: Unaffected

D: Unaffected

H: Unaffected

Flags:

MREQ Multi-Micro Request

Mode	ssembler Language Syntax	Instruction Format	Cycles ¹	Instruction Format	G
R: M			1		Cycles ¹
	IREQ. Rd	01 111011 Rd 1101	12 + 7n	01 111011 Rd 1101	12 + 7 n
Example:	NOT_AVAILA	MREQ RO !mu lin JR MI,AVAILABLE JR Z,NOT_GRANTE ABLE: !rea 'ED: !rea JR TRY !try	ulti-micro register D source no guest not	ot available! granted! iter awhile!	

Note 1: If the request is made, n = number of times the destination is decremented. If the request is not made, n = 0.

MRES Multi-Micro Reset

	MRES	RES				
Operation:	Operation: $\overline{\text{MO}}$ is forced high (inactive)					
Flags:	shared h <u>ard</u> wa Forcing MO hi available for u	This instruction is used to synchronize multiple processors' exclusive access to shared hardware resources. The multi-micro output pin MO is forced high (inactive). Forcing MO high (inactive) indicates that a resource controlled by the CPU is available for use by other processors. No flags affected.				
· · · · · · · · · · · · · · · · · · ·	Accomplex I an average	Nonsegmented Mode	•	Segmented Mode		
	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
	MRES	01111011 00001001	5	01111011 00001001	5	
				.		

Example:

MRES

!signal that resource controlled by this CPU! !is available to other processors!

MSET Multi-Micro Set

Privileged

MSET

Operation: MO is forced low (active)

This instruction is used to synchronize multiple processors' exclusive access to shared hardware resources. The multi-micro output pin \overline{MO} is forced low (active). Forcing \overline{MO} low (active) is used either to indicate that a resource controlled by the CPU is not available to other processors, or to signal a request for a resource controlled by some other processor.

Flags: No flags affected.

Assembler Language	Nonsegmented Mode		Segmented Mode	
Syntax	Instruction Format	Cycles	Instruction Format	Cycles
 MSET	01111011 00001000	5	01111011 00001000	5

Example:

MSET

!CPU controlled resource not available!

MULT dst, srcdst:RMULTLsrc:R, IM, IR, DA, X

Operation:

Word dst (0:31) - dst (0:15) × src (0:15) Long dst (0:63) - dst (0:31) × src (0:31)

The low-order half of the destination operand (multiplicand) is multiplied by the source operand (multiplier) and the product is stored in the destination. The contents of the source are not affected. Both operands are treated as signed, two's complement integers. For MULT, the destination is a register pair and the source is a word value; for MULTL, the destination is a register quadruple and the source is a long word value.

For proper instruction execution, the "dst field" in the instruction format encoding must be even for MULT and must be a multiple of 4 (0, 4, 8, 12) for MULTL. If the source operand in MULTL is a register, the "src field" must be even.

The initial contents of the high-order half of the destination register do not affect the operation of this instruction and are overwritten by the result. The carry flag is set to indicate that the upper half of the destination register is required to represent the result; if the carry flag is clear, the product can be correctly represented in the same precision as the multiplicand and the upper half of the destination merely holds a sign extension.

The following table gives execution times for word and long word operands in each possible addressing mode.

SIC		Word		1	Long Word	l
	NS	SS	SL	NS	SS	SL
R	70	70	70	282 + 7*n	282 + 7*n	282 + 7*n
IM	70	70	70	282 + 7*n	282 + 7*n	282 + 7*n
IR	70	70	70	282 + 7*n	282 + 7*n	282 + 7*n
DA	71	72	74	283 + 7*n	284 + 7*n	286 + 7*n
Х	72	72	75	284 + 7*n	284 + 7*n	287 + 7*n

(n = number of bits equal to one in the absolute value of the low-order table 32 bits of the destination operand)

When the multiplier is zero, the execution time of Multiply is reduced to the following times:

src		Word		I	ong Wor	d
	NS	SS	SL	NS	SS	SL
R	18	18	18	30	30	30
IM	18	18	18	30	30	30
IR	18	18	18	30	30	30
DĂ	19	20	22	31	32	34
Х	20	20	23	32	32	35

Flags:

- **C:** MULT—set if product is less than -2^{31} or greater than or equal to 2^{15} ; cleared otherwise; MULTL—set if product is less than 2^{31} or greater than or equal to 2^{31} ; cleared otherwise
- Z: Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- V: Cleared
- **D:** Unaffected
- H: Unaffected

MULT Multiply

Source		Nonsegmented Mode		Segmented Mode	
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles ²	Instruction Format	Cycles ²
R:	MULT RRd, Rs	10 011001 Rs Rd		10 011001 Rs Rd	
	MULTL RQd, RRs	10 011000 Rs Rd		10 011000 Rs Rd	
IM:	MULT RRd, #data	00 011001 0000 Rd data		00 011001 0000 Rd data	
	MULTL RQd, #data	00001100000000000000000000000000000000		00001100000000000000000000000000000000	
IR:	MULT RRd, @Rsl	00 011001 Rs≠0 Rd		00 011001 Rs≠0 Rd	
	MULTL RQd, @Rs1	00 011000 Rs≠0 Rd		00 011000 Rs≠0 Rd	
DA:	MULT RRd, address	01 011001 0000 Rd address		SS 01 011001 0000 Rd 0 segment offset	
				01 011001 0000 Rd SL 1 segment 0000 0000 offset 0000 <th></th>	
	MULTL RQd, address	01 011000 0000 Rd address		SS 01 011000 0000 Rd 0 segment offset	
				01 011000 0000 Rd SL 1 segment 0000 0000 offset	-
X:	MULT RRd, addr(Rs)	01 011001 Rs≠0 Rd address		SS <mark>01011001 Rs≠0 Rd 0 segment offset</mark>	
				01 011001 Rs≠0 Rd 1 segment 0000 0000 offset	
	MULTL RQd, addr(Rs)	01 011000 Rs≠0 Rd address		SS <mark>01 011000 Rs≠0 Rd 0 segment offset</mark>	
				01 011000 Rs≠0 Rd SL 1 segment 000000000000000000000000000000000000	

MULT Multiply

Example:

If register RQ0 (composed of register pairs RR0 and RR2) contains %222222200000031 (RR2 contains decimal 49), the statement MULTL RQ0,#10 will leave the value %00000000001EA (decimal 490) in RQ0.

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: Execution times for each instruction are given in the preceding tables.

NEG Negαte

	NEG dst NEGB	dst: R, IR, DA, X
Operation:	dst 🗕 dst	
	ment value. Note that %8000 for themselves since in two's comp	are negated, that is, replaced by its two's comple- or NEG and %80 for NEGB are replaced by lement representation the negative number with tive counterpart; for these two cases, the V flag is set.
Flags:	Z: Set if the result is zero; clea S: Set if the result is negative;	

H: Unaffected

Destination Addressing	Secondary I an average	Nonsegmented Mode		Segmented Mode	
Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	NEG Rd NEGB Rbd	1000110W Rd 0010	7	1000110W Rd 0010	7
IR:	NEG @Rd ¹ NEGB @Rd ¹	0000110W Rd≠0 0010	12	0000110 W Rd≠0 0010	12
DĀ:	NEG address NEGB address	01 00110 W 0000 0010 address	15	SS 0 1 0 0 1 1 0 W 0 0 0 0 0 0 1 0 0 segment offset	16
				SL 0100110 W 0000 0010 1 segment 0000 0000 offset	18
X:	NEG addr(Rd) NEGB addr(Rd)	0100110 W Rd≠0 0010 address	16	SS 0 1 0 0 1 1 0 W Rd≠0 0 0 1 0 0 segment offset	16
				01 00110 W Rd≠0 0010 1 segment 0000 0000 offset	19

Example:

If register R8 contains %051F, the statement NEG R8

will leave the value %FAE1 in R8.

Note 1: Word register, in nonsegmented mode, register pair in segmented mode.

NOP No Operation

NOP

Operation: No operation is performed.

Flags: No flags affected

	Nonsegmented Mode		Segmented Mode	
Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
 NOP	10001101 00000111	7	10001101 00000111	7

OR Or		
	OR dst, src ORB	dst: R src: R, IM, IR, DA, X
Operation:	stored in the destination tion results in a one b	i logically ORed with the destination operand and the result is on. The contents of the source are not affected. The OR opera- it being stored whenever either of the corresponding bits in the otherwise a zero bit is stored.
Flags:	S: Set if the most sign	ero; cleared otherwise ificant bit of the result is set; cleared otherwise RB—set if parity of the result is even; cleared otherwise

Source Addressing Mode	Assembler Language Syntax	Nonsegmented Mode		Segmented Mode	
		Instruction Format	Cycles	Instruction Format	Cycles
R:	OR Rd, Rs ORB Rbd, Rbs	1000010W Rs Rd	4	1000010W Rs Rd	4
IM:	OR Rd, #data	00 000101 0000 Rd data	7	00 000101 0000 Rd data	7
	ORB Rbd, #data	00 000100 0000 Rd data data	7	00 000100 0000 Rd data data	7
IR:	OR Rd, @Rs1 ORB Rbd, @Rs1	0000010 W Rs≠0 Rd	7	0000010W Rs≠0 Rd	7
DA:	OR Rd, address ORB Rbd, address	0 1 0 0 0 1 0 W 0 0 0 0 Rd address	9	SS 0 1 0 0 0 1 0 W 0 0 0 0 Rd 0 segment offset	10
				01 00010 W 0000 Rd 1 segment 0000 0000 offset	12
Х:	OR Rd, addr(Rs) ORB Rbd, addr(Rs)	0 1 0 0 0 1 0 W Rs≠0 Rd address	10	SS <mark>0100010W Rs≠0 Rd 0 segment offset</mark>	10
				01 00010 W Rs≠0 Rd SL 1 segment 0000 0000 address	13

Example:

If register RL3 contains %C3 (11000011) and the source operand is the immediate value %7B (0111]011), the statement ORB RL3,#%7B will leave the value %FB (1111011) in RL3.

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

OTDR (SOTDR) Privileged (Special), Output, Decrement and Repeat

•	OTDR dst, src, OTDRB SOTDR SOTDRB	, r dst: IR src: IR			
Operation:	dst ← src AUTODECREN r ← r - l repeat until r :	MENT src (by 1 if byte, by 2 = 0	if word)		
	used for normation. The contection. The contection addresses are instruction, or element of the counter) is their register is uncling r is zero. The value for r must	h is used for block output of al I/O operation; SOTDR and ents of the memory location of a I/O port addresses by the of 16 bits. The source register is by two if a word instruction string in memory. The word in decremented by one. The hanged. The entire operation this instruction can output fr st not be greater than 32768	d SOTDI addresse destination is then d thus mo l register address n is rependent om l to for OTD	RB are used for special I/O ad by the source register are on word register. I/O port lecremented by one if a byth oving the pointer to the pre or specified by "r" (used as a of I/O port in the destination eated until the result of decr 65536 bytes or 32768 word R or SOTDR).	opera- e vious t on ement- (the
	program count request is acce	n can be interrupted after ea er value of the start of this is pted, so that the instruction be added to this instruction's d.	nstructio can be ;	on is saved before the interr properly resumed. Seven m	upt lore
Flags:	C: Unaffected Z: Undefined S: Unaffected V: Set D: Unaffected H: Unaffected				
Addressing	Assembler Language	Nonsegmented Mode	•	Segmented Mode	
Mode	Syntax	Instruction Format	Cycles ²	Instruction Format	Cycles ²
IR:	OTDR @Rd,@Rsl, r OTDRB @Rd,@Rsl, r	0011101 W Rs≠0 101S 0000 r Rd≠0 0000	11 + 10 n	0011101 W Rs≠0 101S 0000 r Rd≠0 0000	11 + 10n

Rd ≠ 0 0000

0000

r

Rd ≠ 0 0000

0000

SOTDR @Rd,@Rs¹, r SOTDRB @Rd,@Rs¹, r r

Privileged OTDR (SOTDR) (Special), Output, Decrement and Repeat

Example:

In nonsegmented mode, if register R11 contains %0FFF, register R12 contains %B006, and R13 contains 6, the instruction

OTDR @R11, @R12, R13

will output the string of words from locations %B006 to %AFFC (in descending order of address) to port %0FFF. R12 will contain %AFFA, and R13 will contain 0. R11 will not be affected. The V flag will be set. In segmented mode, R12 would be replaced by a register pair.

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: n = number of data elements transferred.

OTIR (SOTIR) Privileged (Special) Output, Increment and Repeat

	OTIR dst, src, OTIRB SOTIR SOTIRB	r dst: IR src: IR			
Operation:		1ENT src (by 1 if byte, by 2 = 0	if word)		
	for normal I/O The contents of into the I/O po 16 bits. The so two if a word i memory. The by one. The ac operation is re	n is used for block output of operation; SOTIR and SOT if the memory location addr ort addressed by the destina- urce register is then increm- nstruction, thus moving the word register specified by " ddress of I/O port in the des peated until the result of de to 65536 bytes or 32768 wor A or SOTIR).	TIRB are essed by tion word ented by pointer t r'' (used stination : crementi	used for special I/O operat the source register are load d register. I/O port address one if a byte instruction, o o the next element of the st as a counter) is then decrer register is unchanged. The ng r is zero. This instructio	ion. led es are r by ring in nented entire n can
	program count request is acce	n can be interrupted after e ter value of the start of this epted, so that the instruction be added to this instruction d.	instructio 1 can be j	n is saved before the interr properly resumed. Seven m	upt Iore
Flags:	C: Unaffected Z: Undefined S: Unaffected V: Set D: Unaffected H: Unaffected				
Addressing	Assembler Language	Nonsegmented Mod	e 	Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	OTIR @Rd, @Rs ¹ , r OTIRB @Rd, @Rs ¹ , r SOTIR @Rd, @Rs ¹ , r	0011101 W Rs≠0 001S 0000 r Rd≠0 0000	11 + 10 n	0011101 W Rs≠0 001S 0000 r Rd≠0 0000	11 + 10 n

SOTIR @Rd, @Rs¹, r SOTIRB @Rd, @Rs¹, r

Privileged OTIR (SOTIR) (Special) Output, Increment and Repeat

Example:

In nonsegmented mode, the following sequence of instructions can be used to output a string of bytes to the specified I/O port. The pointers to the I/O port and the start of the source string are set, the number of bytes to output is set, and then the output is accomplished.

LD	R1, #PORT
LDA	R2, SRCBUF
LD	R3, #LENGTH
OTIRB	@R1, @R2, R3

In segmented mode, a register pair would be used instead of R2.

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: n = number of data elements transferred.

Privileged

OUT (SOUT) (Special) Output

OUT dst, srcdst: IR, DAOUTBsrc: RSOUT dst, srcdst: DASOUTBsrc: R

Operation:

dst 🗕 src

The contents of the source register are loaded into the destination, an Output or Special Output port. OUT and OUTB are used for normal I/O operation; SOUT and SOUTB are used for special I/O operation.

Flags: No flags affected.

Destination Addressing Mode		Nonsegmented Mode		Segmented Mode	
	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	OUT @Rd, Rs OUTB @Rd, Rbs	0011111 W Rd≠0 Rs	10	0011111 W Rd ≠ 0 Rs	10
DA:	OUT port, Rs OUTB port, Rbs SOUT port, Rs SOUTB port, Rbs	0011101 W Rs 0115 port	12	0011101 W Rs 0115 port	12

Example:

If register R6 contains %5252, the instruction OUT %1120, R6

will output the value %5252 to the port %1120.

Privileged OUTD (SOUTD) (Special) Output and Decrement

dst: IB **OUTD** dst, src, r OUTDB src: IR SOUTD SOUTDB **Operation:** dst 🔶 src AUTODECREMENT src (by 1 if byte, by 2 if word) $r \leftarrow r - 1$ This instruction is used for block output of strings of data. OUTD and OUTDB are used for normal I/O operation; SOUTD and SOUTDB are used for special I/O operation. The contents of the memory location addressed by the source register are loaded into the I/O port addressed by the destination word register. I/O port addresses are 16 bits. The source register is then decremented by one if a byte instruction, or by two if a word instruction, thus moving the pointer to the previous element of the string in memory. The word register specified by "r" (used as a counter) is then decremented by one. The address of the I/O port in the destination register is unchanged. Flags: C: Unaffected Z: Undefined S: Unaffected V: Set if the result of decrementing r is zero; cleared otherwise D: Unaffected H: Unaffected Nonsegmented Mode Segmented Mode Addressing Assembler Language Mode Syntax Instruction Format 0.1 Instruction Format

moue	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IR:	OUTD @Rd, @Rs ¹ , r OUTDB @Rd, @Rs ¹ , r SOUTD @Rd, @Rs ¹ , r SOUTDB @Rd, @Rs ¹ , r	0011101 W Rs≠0 101S 0000 r Rd 1000	21	0011101 W Rs≠0 101S 0000 r Rd 1000	21

Example:

In segmented mode, if register R2 contains the I/O port address %0030, register RR6 contains %12005552 (segment %12, offset %5552), the word at memory location %12005552 contains %1234, and register R8 contains %1001, the instruction

OUTD @R2, @RR6, R8

will output the value %1234 to port %0030 and leave the value %12005550 in RR6, and %1000 in R8. Register R2 will not be affected. The V flag will be cleared. In nonsegmented mode, a word register would be used instead of RR6.

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

OUTI (SOUTI) Privileged (Special) Output and Increment

	OUTI dst, src, : OUTIB SOUTI SOUTIB	r dst: IR src: IR	
Operation:	dst ← src AUTOINCREM r ← r – l	ENT src (by 1 if byte, by 2 if word)	
· · ·	used for normal tion. The conten loaded into the addresses are 1 instruction, or k ment of the strin	is used for block output of strings of I/O operation; SOUTI and SOUTI ints of the memory location addresse I/O port addressed by the destinati 6-bit. The source register is then in by two if a word instruction, thus mo in memory. The word register sp inted by one. The address of the I/O	B are used for special I/O opera- d by the source register are on word register. I/O port cremented by one if a byte oving the pointer to the next ele- pecified by "r" (used as a counter)
Flags:	C: Unaffected Z: Undefined S: Unaffected V: Set if the res D: Unaffected H: Unaffected	sult of decrementing r is zero; clear	red otherwise
		Nonsegmented Mode	Segmented Mode

Åddressing Mode	Assembler Language Syntax	Nonsegmented Mode		Segmented Mode	
		Instruction Format	Cycles	Instruction Format	Cycles
IR:	OUTI @Rd, @Rs ¹ , r OUTIB @Rd, @Rs ¹ , r SOUTI @Rd, @Rs ¹ , r SOUTIB @Rd, @Rs ¹ , r	0011101 W Rs ≠ 0 001S 0000′ r Rd ≠ 0 1000	21	0011101 W Rs≠0 001S 0000 r Rd≠0 1000	21

Privileged OUTI (SOUTI) (Special) Output and Increment

Example:

This instruction can be used in a "loop" of instructions which outputs a string of data, but an intermediate operation on each element is required. The following sequence outputs a string of 80 ASCII characters (bytes) with the most significant bit of each byte set or reset to provide even parity for the entire byte. Bit 7 of each character is initially zero. This example assumes nonsegmented mode. In segmented mode, R2 would be replaced with a register pair.

	LD LDA LD	R1, #PORT R2, SRCSTART R3, #80	!load I/O address! !load start of string! !initialize counter!
LOOP:	TESTB	@R2	!test byte parity!
	IR	PE, EVEN	itest byte parity:
	SETB	@R2, #7	!force even parity!
EVEN:			
	OUTIB	@R1, @R2, R3	!output next byte!
DONE:	JR	NOV, LOOP	!repeat until counter = 0!

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

POP dst, src POPL

dst: R, IR, DA, X src: IR

Operation:

AUTOINCREMENT src (by 2 if word, by 4 if long)

The contents of the location addressed by the source register (a stack pointer) are loaded into the destination. The source register is then incremented by a value which equals the size in bytes of the destination operand, thus removing the top element of the stack by changing the stack pointer. Any register except R0 (or RR0 in segmented mode) can be used as a stack pointer.

With the POPL instruction, the same register cannot be used in both the source and destination addressing fields.

Flags:

No flags affected

dst 🔶 src

Destination Addressing	8	Nonsegmented Mode	Nonsegmented Mode		Segmented Mode		
Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles		
R:	POP Rd, @Rs1	10 010111 Rs≠0 Rd.	8	10 010111 Rs≠0 Rd	8		
	POPL RRd, @Rs1	10 010101 Rs≠0 Rd	12	10 010101 Rs≠0 Rd	12		
IR:	POP @Rd1, @Rs1	00 010111 Rs≠0 Rd≠0	12	00 010111 Rs≠0 Rd ≠ 0	12		
	POPL @Rd1, @Rs1	00 010101 Rs≠0 Rd≠0	19	00 010101 Rs≠0 Rd≠0	19		
DĀ:	POP address, @Rs ¹	01 010111 Rs≠0 0000 address	16	SS 01 010111 Rs≠0 0000 0 segment offset	16		
				01 0101111 Rs≠0 0000 SL 1 segment 0000000 offset	19		
	POPL address, @Rs ¹	01 010101 Rs≠0 0000 ,address	23	SS <mark>01 010101 Rs≠0 0000 0 segment offset</mark>	23		
				01 010101 Rs≠0 0000 SL 1 segment 00000000 offset	26		

POP Pop

Destination Addressing		Nonsegmented Mode		Segmented Mode		
Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
X:	POP addr(Rd), @Rs ¹	0 1 0 1 0 1 1 1 1 Rs ≠ 0 Rd ≠ 0 address	16	SS <mark>010101111 Rs≠0 Rd≠0 0 segment offset</mark>	16	
				01 010111 Rs≠0 Rd≠0 SL 1 segment 0000000 offset	19	
	POPL addr(Rd), @Rs ¹	01 010101 Rs≠0 Rd≠0 address	23	SS 01 010101 Rs≠0 Rd≠0 0 segment offset	23	
				01 010101 Rs≠0 Rd≠0 SL 1 segment 0000000 offset	26	

Example:

In nonsegmented mode, if register R12 (a stack pointer) contains %1000, the word at location %1000 contains %0055, and register R3 contains %0022, the instruction POP R3, @R12

will leave the value %0055 in R3 and the value %1002 in R12. In segmented mode, a register pair must be used as the stack pointer instead of R12.

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

PUSH dst, src PUSHL dst: IR src: R, IM, IR, DA, X

Operation:

PUSH Push

AUTODECREMENT dst (by 2 if word, by 4 if long) dst - src

The contents of the destination register (a stack pointer) are decremented by a value which equals the size in bytes of the source operand. Then the source operand is loaded into the location addressed by the updated destination register, thus adding a new element to the top of the stack by changing the stack pointer. Any register except R0 (or RR0 in segmented mode) can be used as a stack pointer.

With PUSHL, the same register cannot be used for both the source and destination addressing fields.

Flags:

No flags affected

Source Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	PUSH @Rd1, Rs	10 010011 Rd≠0 Rs	9	10 010011 Rd≠0 Rs	9
	PUSHL @Rd ¹ , RRs	10 010001 Rd≠0 Rs	12	10 010001 Rd≠0 Rs	12
IM:	PUSH @Rd1, #data	00 001101 Rd≠0 1001 data	12	00 001101 Rd≠0 1001 data	12
IR:	PUSH @Rd1, @Rs1	00 010011 Rd≠0 Rs≠0	13	00 010011 Rd≠0 Rs≠0	13
	PUSHL @ Rd ¹ , @ Rs ¹	00 010001 Rd≠0 Rs ≠ 0	20	00 010001 Rd≠0 Rs≠0	20
DA:	PUSH @ Rd ¹ , address	01 010011 Rd≠0 0000 address	14	SS <mark>01010011 Rd≠00000 0 segment offset</mark>	14
				01 010011 Rd≠0 0000 SL 1 segment 00000000 offset 0 0	17
	PUSHL@Rd ¹ , address	0 1 0 1 0 0 0 1 Rd ≠ 0 0 0 0 0 address	21	SS 01 010001 Rd≠0 0000 0 segment offset	13 ·
				01 010001 Rd≠0 0000 SL 1 segment 00000000 offset	24

PUSH Push

Source Addressing	Recembles I manage	Nonsegmented Mode		Segmented Mode		
Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
X:	PUSH @Rd1, addr(Rs)	01 010011 Rd≠0 Rs≠0 address	14	SS 01 010011 Rd≠0 Rs≠0 0 segment offset	14	
				01 010011 Rd≠0 Rs≠0 1 segment 0000000 offset	17	
:	PUSHL @Rd1, addr(Rs)	01 010001 Rd≠0 Rs≠0 address	21	SS 01 010001 Rd≠0 Rs≠0 0 segment offset	21	
			×	01 010001 Rd≠0 Rs≠0 SL 1 segment 00000000 offset	24	

Example:

In nonsegmented mode, if register R12 (a stack pointer) contains %1002, the word at location %1000 contains %0055, and register R3 contains %0022, the instruction PUSH @R12, R3

will leave the value %0022 in location %1000 and the value %1000 in R12. In segmented mode, a register pair must be used as the stack pointer instead of R12.

Note 1: Word register is used in nonsegmented mode, register pair in segmented mode.

RES Reset Bit

RES dst, src **RESB**

dst: R, IR, DA, X src: IM or dst: R src: R

Operation:

dst(src) 🖛 0

This instruction clears the specified bit within the destination operand without affecting any other bits in the destination. The source (the bit number) can be specified as either an immediate value (Static), or as a word register which contains the value (Dynamic). In the second case, the destination operand must be a register, and the source operand must be R0 through R7 for RESB, or R0 through R15 for RES. The bit number is a value from 0 to 7 for RESB, or 0 to 15 for RES, with 0 indicating the least significant bit.

Only the lower four bits of the source operand are used to specify the bit number for RES, while only the lower three bits of the source operand are used with RESB. When the source operand is an immediate value, the "src field" in the instruction format encoding contains the bit number in the lowest four bits for RES, or the lowest three bits for RESB.

Flags: No flags affected

Destination Addressing	Assembler Language	Nonsegmented Mode	•	Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	RES Rd, "#b RESB Rbd, #b	1010001W Rd b	4	10 10001 W Rd b	4
IR:	RES @Rd1, #b RESB @Rd1, #b	00 10001 W Rd≠0 b	11	00 10001 W Rd≠0 b	11
DA:	RES address, #b RESB address, #b	01 10001 W 0000 b address	13	SS 0 1 1 0 0 0 1 W 0 0 0 0 b 0 segment offset	14
				01 10001 W 0000 b SL 1 segment 00000000 offset	16
Х:	RES addr(Rd), #b RESB addr(Rd), #b	0 1 1 0 0 0 1 W Rd≠0 b address	14	SS 0 1 1 0 0 0 1 W Rd ≠ 0 b 0 segment offset	14
				01 10001 W Rd≠0 b SL 1 segment 0000000 offset	17

Reset Bit Static

Reset Bit Dynamic

Source Addressing	Assembler Language	Nonsegmented Mode	,	Segmented Mode		
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
R:	RES Rd, Rs RESB Rbd, Rs	00 10001 W 0000 Rs 0000 Rd 0000 0000	10	00 10001 W 0000 Rs 0000 Rd 0000 0000	10	

Example:

If register RL3 contains %B2 (10110010), the instruction RESB RL3, #1 will leave the value %B0 (10110000) in RL3.

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

RESFLG Reset Flag

	RESFLG flag	flag: C, Z, S, P, V	,
Operation:	FLAGS (4:7)	- FLAGS (4:7) AND NOT instructi	ion (4:7)
	bits in the inst zero, the flag	on of the C, Z, S, P or V flags are c ruction are one. If the bit in the inst will not be affected. All other bits in te that the P and V flags are represe	ruction corresponding to a flag is the FLAGS register are
	There may be in any order.	one, two, three, or four operands in	the assembly language statement,
Flags:	Z: Cleared if a S: Cleared if a	specified, unaffected otherwise specified, unaffected otherwise specified, unaffected otherwise if specified, unaffected otherwise	
		Nonsegmented Mode	Segmented Mode

	Assembler Language – Syntax	Nonsegmented Mode Segmented			Mode	
		Instruction Format	Cycles	Instruction Format	Cycles	
	RESFLG flags	10 001101 CZSP/V 0011	7	10 001101 CZSP/V 0011	7	

Example:

If the C, S, and V flags are set (1) and the Z flag is clear (0), the statement RESFLG C, V

will leave the S flag set (1), and the C, Z, and V flags cleared (0).

RET cc

Operation:

Nonsegmented if cc is true then $PC \leftarrow @SP$ $SP \leftarrow SP + 2$ Segmented if cc is true then PC ← @SP SP ← SP + 4

This instruction is used to return to a previously executed procedure at the end of a procedure entered by a CALL or CALR instruction. If the condition specified by "cc" is satisfied by the flags in the FCW, then the contents of the location addressed by the processor stack pointer are popped into the program counter (PC). The next instruction executed is that addressed by the new contents of the PC.! See list of condition codes. The stack pointer used is R15 in nonsegmented mode, or RR14 in segmented mode. If the condition is not satisfied, then the instruction is taken regardless of the flag settings.

Flags: No flags affected

Addressing	Assembler Language	Nonsegmented Mode	•	Segmented Mode		
Mode	Syntax	Instruction Format	Cycles ¹	Instruction Format	Cycles ¹	
	RET cc	10 011110 0000 cc	10/7	10 011110 0000 cc	13/7	

Example:

In nonsegmented mode, if the program counter contains %2550, the stack pointer (R15) contains %3000, location %3000 contains %1004, and the Z flag is clear, then the instruction

RET NZ

will leave the value %3002 in the stack pointer and the program counter will contain %1004 (the address of the next instruction to be executed).

Note 1: The two values correspond to return taken and return not taken.

RL **Rotate Left**

	RL dst, src RLB	dst: R src: IM				
Operation:	tmp c tn dst(0) -		o msb -	- 1)		
	Word:	15				
	Byte:					
	operand is 1, (msb) of the d C flag.	of the destination operand are or two bit positions if the sou estination operand is moved perand may be omitted from to value 1.	to the b	rand is 2. The most signification of the most signification and also replace	ant bit es the	
Flags:						
Destination Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode		
Mode	Syntax ¹	Instruction Format ²	Cycles ³	Instruction Format ²	Cycles ³	
R:	RL Rd, #n RLB Rbd, #n	10 11001 W Rd 00 S 0	6/7	10 11001 W Rd 00 S 0	6/7	

Example:

If register RH5 contains %88 (10001000), the statement

RLB RH5

will leave the value %11 (00010001) in RH5 and the Carry flag will be set to one.

Note 1: n = source operand.

Note 2: s = 0 for rotation by 1 bit; s = 1 for rotation by 2 bits.

Note 3: The given execution times are for rotation by 1 and 2 bits respectively.

Rotate Left through Carry

	RLC RLCB	dst: R src: IM			١
Operation:	tmp c ds	c st (msb) + 1) $-$ dst (n) (for n = mst	b – 1 to ())	
	Word:	¹⁵		0	
	Byte:	7			
	tion if the sour most significar previous value each rotation.	ce operand is 1, or two bit at bit (msb) of the destinatio of the C flag is moved to th erand may be omitted from	positions n operar ne bit 0 p	C flag are rotated left one bit if the source operand is 2. Id replaces the C flag and the position of the destination du mbly language statement an	The he uring
Flags:	otherwise Z: Set if the re S: Set if the m V: Set if arithm	esult is zero; cleared otherw lost significant bit of the res	ise ult is set;	ant bit position was 1; cleare ; cleared otherwise sign of the destination chan	
Destination Addressing	Assembler Language	Nonsegmented Mode) ,	Segmented Mode	······
Mode	Syntax ¹	Instruction Format ²	Cycles ³	Instruction Format ²	Cycles ³
R:	RLC Rd, #n RLCB Rbd, #n	10 1 1 0 0 1 W Rd 1 0 S 0	6/7	10 11001 W Rd 10 S 0	6/7
Example:	the statement RLC R0,	#2		tains %800F (100000000000	

will leave the value %003D (000000000111101) in R0 and clear the Carry flag.

Note 1: n = source operand.

Note 2: s = 0 for rotation by 1 bit; s = 1 for rotation by 2 bits.


Note 3: The given execution times are for rotation by 1 and 2 bits respectively.

RLDB Rotate Left Digit

RLDB link, src	src: R	
	link: R	

Operation:

tmp $(0:3) \leftarrow link (0:3)$ link $(0:3) \leftarrow src (4:7)$ src $(4:7) \leftarrow src (0:3)$ src $(0:3) \leftarrow tmp (0:3)$



The low digit of the link byte register is logically concatenated to the source byte register. The resulting three-digit quantity is rotated to the left by one BCD digit (four bits). The lower digit of the source is moved to the upper digit of the source; the upper digit of the source is moved to the lower digit of the link, and the lower digit of the link is moved to the lower digit of the source. The upper digit of the link is unaffected. In multiple-digit BCD arithmetic, this instruction can be used to shift to the left a string of BCD digits, thus multiplying it by a power of ten. The link serves to transfer digits between successive bytes of the string. This is analogous to the use of the Carry flag in multiple precision shifting using the RLC instruction.

The same byte register must not be used as both the source and the link.

Flags:

C: Unaffected

Z: Set if the link is zero after the operation; cleared otherwise

S: Undefined

- V: Unaffected
- D: Unaffected
- H: Unaffected

Destination Addressing	Assembler Language	Nonsegmented Mode	,	Segmented Mode		
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
R:	RLDB Rbl, Rbs	10 111110 Rbs Rbl	9	10 111110 Rbs Rbi	9	

RLDB Rotate Left Digit

Example:	nple:If location 100 contains the BCD digits 0,1 (00000001), location 101 contains 2 (00100011), and location 102 contains 4,5 (01000101)					
	100 • 1]	101	2 3	102 4 5]
	the sequen	ce of stater	nents			
		LD		R3,#3		!set loop counter for 3 bytes! !(6 digits)!
	LOOP:	LD CLRB		R2,#102 RH1		!set pointer to low-order digits! !zero-fill low-order digit!
	1001.	LDB RLDB LDB DEC DJNZ		RL1,@R2 RH1,RL1 @R2,RL1 R2 R3, LOOP		!get next two digits! !shift digits left one position! !replace shifted digits! !advance pointer! !repeat until counter is zero!
				10010) in loca 01010000) in		he digits 3,4 (00110100) in loca- 2.
	100 1 2		101	3 4	102 5 0]

In segmented mode, R2 would be replaced by a register pair.

RR Rotate Right

	RR dst, src RRB	dst: R src: IM				
Operation:	tmp ← c ← tm dot (ms	dst	to msb)	° €		
	Byte:	7				
Flags:	source operan cant bit of the also replaces t The source op defaults to the	d is 1, or two bit positions in destination operand is move he C flag. erand may be omitted from value 1.	the source the to the the asser	d right one bit position if the rce operand is 2. The least s most significant bit (msb) a mbly language statement an	signifi- Ind	
riugs:	otherwise Z: Set if the re S: Set if the m V: Set if arithm	 Z: Set if the result is zero; cleared otherwise S: Set if the most significant bit of the result is set; cleared otherwise V: Set if arithmetic overflow occurs, that is, if the sign of the destination changed during rotation; cleared otherwise D: Unaffected 				
Destination Addressing	Assembler Language	Nonsegmented Mode	•	Segmented Mode		
Mode	Syntax	Instruction Format ¹	Cycles ²	Instruction Format ¹	Cycles ²	
R:	RR Rd, #n RRB Rbd, #n	10 1 1 0 0 1 W Rd 0 1 S 0	6/7	10 11001 W Rd 01 S 0	6/7	
Example:	If register RL6 RRB RL6	contains %31 (00110001), t	he staten	nent	<u></u>	

will leave the value %98 (10011000) in RL6 and the Carry flag will be set to one.

Note 1: s = 0 for rotation by 1 bit; s = 1 for rotation by 2 bits.

Note 2: The given execution times are for rotation by 1 and 2 bits respectively.

RRC Rotate Right through Carry

	RRC dst, src RRCB	dst: R src: IM					
Operation:	tmp ← c ← d: dst (n)	Do src times: (src = 1 or 2) $tmp \leftarrow c$ $c \leftarrow dst (0)$ $dst (n) \leftarrow dst (n + 1) (for n = 0 to msb - 1)$ $dst (msb) \leftarrow tmp$					
	Word:						
	Byte:	7					
	the source ope significant bit of the C flag i during each r	perand may be omitted from	ns if the replaces ant bit (r	source operand is 2. The let the C flag and the previous nsb) position of the destinat	east s value tion		
Flags:	otherwise Z: Set if the re S: Set if the m V: Set if arithm during rota D: Unaffected	C: Set if the last bit rotated from the least significant bit position was 1; cleared					
Destination Addressing	Assembler Language	Nonsegmented Mod	e	Segmented Mode			
Mode	Syntax	Instruction Format ¹	Cycles ²	Instruction Format ¹	Cycles ²		
	RRC Rd, #n RRCB Rbd, #n	10 11001 W Rd 11 S0	6/7	10 11001 W Rd 11 S 0	6/7		

Example:

If the Carry flag is clear (=0) and the register R0 contains 000DD (000000011011101), the statement

RRC R0,#2

will leave the value %8037 (10000000110111) in R0 and clear the Carry flag.

Note 1: s = 0 for rotation by 1 bit; s = 1 for rotation by 2 bits

Note 2: The given execution times are for rotation by 1 and 2 bits respectively.


RRDB Rotate Right Digit

RRDB link, src

src: R link: R

Operation:

tmp (0:3) \leftarrow link (0:3) link (0:3) \leftarrow src (0:3) src (0:3) \leftarrow src (4:7) src (4:7) \leftarrow tmp (0:3)



The low digit of the link byte register is logically concatenated to the source byte register. The resulting three-digit quantity is rotated to the right by one BCD digit (four bits).

The lower digit of the source is moved to the lower digit of the link; the upper digit of the source is moved to the lower digit of the source and the lower digit of the link is moved to the upper digit of the source.

The upper digit of the link is unaffected. In multiple-digit BCD arithmetic, this instruction can be used to shift to the right a string of BCD digits, thus dividing it by a power of ten. The link serves to transfer digits between successive bytes of the string. This is analogous to the use of the carry flag in multiple precision shifting using the RRC instruction.

The same byte register must not be used as both the source and the link.

Flags:

C: Unaffected

Z: Set if the link is zero after the operation; cleared otherwise


- S: Undefined
- V: Unaffected
- D: Unaffected

H: Unaffected

Destination Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	RRDB Rbl, Rbs	10 111100 Rbs Rbi	9	10 111100 Rbs Rbl	9

RRDB Rotate Right Digit

Example:	If location 100 contains the BCD digits 1,2 (00010010), location 101 contains 3,4 (00110100), and location 102 contains 5,6 (01010110)				
	100	10		102]
	the sequen	ce of stateme	ents		
		LD	R3,#3		lset loop counter for 3 bytes (6 digits)!
		LD CLRB	R2,100 RH1		!set pointer to high-order digits! !zero-fill high-order digit!
	LOOP:				
		LDB	RL1,@R2		!get next two digits!
		RRDB LDB	RH1,RL1 @R2,RL1		!shift digits right one position! !replace shifted digits!
		INC	R2		ladvance pointer!
		DINZ	R3,LOOP		!repeat until counter is zero!
	tion 101, a	nd the digits			he digits 2,3 (00100011) in loca- 12. RH1 will contain 6, the



In segmented mode, R2 would be replaced by a register pair.

SBC Subtract with Carry

	SBC dst, src SBCB	dst: R src: R				
Operation	The source op destination op source are not the source ope instruction per	erand, along with the setting erand and the result is stored affected. Subtraction is perf erand to the destination oper rmits the carry ("borrow") fro	d in the ormed b and. In om the s	destination. The contents of by adding the two's complem multiple precision arithmetic ubtraction of low-order open	the nent of c, this	
Flags:	otherwise, Z : Set if the re S : Set if the r V : Set if arith and the sig D : SBC—unal H : SBC—unal	ed from the subtraction of high-order operands. there is a carry from the most significant bit of the result; set indicating a "borrow" esult is zero; cleared otherwise esult is negative; cleared otherwise metic overflow occurs, that is, if the operands were of opposite signs in of the result is the same as the sign of the source; cleared otherwise ffected; SBCB—set ffected; SBCB—cleared if there is a carry from the most significant bit order four bits of the result; set otherwise, indicating a "borrow"				
Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode		
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles	

Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	SBC Rd, Rs SBCB Rbd, Rbs	10 11011 W Rs Rd	5	10 11011 W Rs Rd	5

Example:

Long subtraction may be done with the following instruction sequence, assuming R0, R1 contain one operand and R2, R3 contain the other operand:

SUB R1,R3	!subtract low-order words!
SBC R0,R2	!subtract carry and high-order words!

If R0 contains %0038, R1 contains %4000, R2 contains %000A and R3 contains %F000, then the above two instructions leave the value %002D in R0 and %5000 in R1.

Privileged

SC src

src: IM

Operation:


Flags:

Nonsegmented $SP \leftarrow SP - 4$ $@SP \leftarrow PS$ $SP \leftarrow SP - 2$ $@SP \leftarrow instruction$ $PS \leftarrow System Call PS$ Segmented $SP \leftarrow SP - 6$ $@SP \leftarrow PS$ $SP \leftarrow SP - 2$ $@SP \leftarrow instruction$ $PS \leftarrow System Call PS$

This instruction is used for controlled access to operating system software in a manner similar to a trap or interrupt. The current program status (PS) is pushed on the system processor stack, and then the instruction itself, which includes the source operand (an 8-bit value) is pushed. The PS includes the Flag and Control Word (FCW), and the updated program counter (PC). (The updated program counter value used is the address of the first instruction byte following the SC instruction.)

The system stack pointer is always used (R15 in nonsegmented mode, or RR14 in segmented mode), regardless of whether system or normal mode is in effect. The new PS is then loaded from the Program Status block associated with the System Call trap (see section 6.2.4), and control is passed to the procedure whose address is the program counter value contained in the new PS. This procedure may inspect the source operand on the top of the stack to determine the particular software service desired.

The following figure illustrates the format of the saved program status in the system stack:



The Z8001 version always executes the segmented mode of the System Call instruction, regardless of the current mode, and sets the Segmentation Mode bit (SEG) to segmented mode (=1) at the start of the SC instruction execution. Both the Z8001 and Z8002 versions set the System/Normal Mode bit (S/N) to system mode (= 1) at the start of the SC instruction execution. The status pins reflect the setting of these control bits during the execution of the SC instruction. However, the setting of SEG and S/N does not affect the value of these bits in the old FCW pushed onto the stack. The new value of the FCW is not effective until the next instruction, so that the status pins will not be affected by the new control bits until after the SC instruction execution is completed.

The "src field" in the instruction format encoding contains the source operand. The "src field" values range from 0 to 255 corresponding to the source values 0 to 255.

No flags affected Flags loaded from Program Status Area

Privileged

System Call

Source Addressing Mode	Assembler Language	Nonsegmented Mode		Segmented Mode	
	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
IM:	SC #src	01111111 src	33	01111111 src	39


Example:

In the nonsegmented Z8002, if the contents of the program counter are %1000, the contents of the system stack pointer (R15) are %3006, and the Program Counter and FCW values associated with the System Call trap in the Program Status Area are %2000 and %1000, respectively, the instruction

SC #3 Isystem call, request code = 3!

causes the system stack pointer to be decremented to %3000. Location %3000 contains %7F03 (the SC instruction). Location %3002 contains the old FCW, and location %3004 contains %1002 (the address of the instruction following the SC instruction). System mode is in effect, and the Program Counter contains the value %2000, which is the start of a System Call trap handler, and the FCW contains %1000.

SDA Shift Dynamic Arithmetic



The destination operand is shifted arithmetically left or right by the number of bit positions specified by the contents of the source operand, a word register.

The shift count ranges from -8 to +8 for SDAB, from -16 to +16 for SDA and from -32 to +32 for SDAL. If the value is outside the specified range, the operation is undefined. The source operand is represented as a 16-bit two's complement value. Positive values specify a left shift, while negative values specify a right shift. A shift of zero positions does not affect the destination; however, the flags are set according to the destination value. The sign bit is replicated in shifts to the right, and the C flag is loaded from bit 0 of the destination. The least significant bit is filled with 0 in shifts to the left, and the C flag is loaded from the most significant bit (msb) of the destination. The setting of the carry bit is undefined for zero shift.

Flags:

- $\ensuremath{\textbf{C}}$: Set if the last bit shifted from the destination was 1, undefined for zero shift; cleared otherwise
- **Z:** Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- **V:** Set if arithmetic overflow occurs, that is, if the sign of the destination changed during shifting; cleared otherwise
- **D:** Unaffected
- H: Unaffected

SDA Shift Dynamic Arithmetic

Destination Addressing	Recently Ferry	Nonsegmented Mode		Segmented Mode	
Mode	Assembler Language Syntax	Instruction Format	Cycles ¹	Instruction Format	Cycles ¹
R:	SDA Rd, Rs	10 110011 Rd 1011 0000 Rs 00000000	15 + 3n	10 110011 Rd 1011 0000 Rs 00000000	15 + 3n
	SDAB Rbd, Rs	10 110010 Rd 1011 0000 Rs 00000000	15 + 3n	10 110010 Rd 1011 00000 Rs 00000000	15 + 3n
	SDAL RRd, Rs	10 110011 Rd 1111 0000 Rs 0000 0000	15 + 3n	10 110011 Rd 1111 0000 Rs 00000000	15 + 3n

Example:


If register R5 contains %C705 (1100011100000101) and register R1 contains -2 (%FFFE or 11111111111110), the statement

SDA R5,R1

performs an arithmetic right shift of two bit positions, leaves the value %F1C1 (1111000111000001) in R5, and clears the Carry flag.

Note 1: n = number of bit positions; the execution time for n = 0 is the same as for n = 1.

Shift Dynamic Logical



The destination operand is shifted logically left or right by the number of bit positions specified by the contents of the source operand, a word register. The shift count ranges from -8 to +8 for SDL, from -16 to +16 for SDLB and from -32 to +32 for SDLL. If the value is outside the specified range, the operation is undefined. The source operand is represented as a 16-bit two's complement value. Positive values specify a left shift, while negative values specify a right shift. A shift of zero positions does not affect the destination; however, the flags are set according to the destination value. The most significant bit (msb) is filled with 0 in shifts to the right, and the C flag is loaded from bit 0 of the destination. The least significant bit of the destination. The setting of the carry bit is undefined for zero shift.

Flags:

C: Set if the last bit shifted from the destination was 1, undefined for zero shift; cleared otherwise

- Z: Set if the result is zero; cleared otherwise
- S: Set if the most significant bit of the result is set; cleared otherwise

V: Undefined

- D: Unaffected
- H: Unaffected

SDL Shift Dynamic Logical

Destination Addressing	8	Nonsegmented Mode		Segmented Mode		
Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
R:	SDL Rd, Rs	10 110011 Rd 0011 0000 Rs 00000000	15 + 3n	10 110011 Rd 0011 0000 Rs 00000000	15 + 3n	
	SDLB Rbd, Rs	10 110010 Rd 0011 0000 Rs 00000000	15 + 3n	10 110010 Rd 0011 0000 Rs 00000000	15 + 3n	
	SDLL RRd, Rs	10 110011 Rd 0111 0000 Rs 0000 0000	15 + 3n	10 110011 Rd 0111 0000 Rs 00000000	15 + 3n	

Example:

If register RL5 contains B3 (10110011) and register R1 contains 4 (000000000000100), the statement

SDLB RL5,R1

performs a logical left shift of four bit positions, leaves the value %30 (00110000) in RL5, and sets the Carry flag.

Note 1: n = number of bit positions; the execution time for n = 0 is the same as for n = 1.

SET dst, src SETB dst: R, IR, DA, X src: IM or dst: R src: R

Operation: dst(src) - 1

Sets the specified bit within the destination operand without affecting any other bits in the destination. The source (the bit number) can be specified as either an immediate value (Static), or as a word register which contains the value (Dynamic). In the second case, the destination operand must be a register, and the source operand must be R0 through R7 for SETB, or R0 through R15 for SET. The bit number is a value from 0 to 7 for SETB or 0 to 15 for SET, with 0 indicating the least significant bit.

Only the lower four bits of the source operand are used to specify the bit number for SET, while only the lower, three bits of the source operand are used with SETB. When the source operand is an immediate value, the "src field" in the instruction format encoding contains the bit number in the lowest four bits for SET, or the lowest three bits for SETB.

Flags: No flags affected

Destination	8	Nonsegmented Mode	•	Segmented Mode	
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	SET Rd, #b SETB Rbd, #b	1010010W Rd b	4	1010010W Rd b	4
IR:	SET @Rd¹, #b SETB @Rd¹, #b	0010010W Rd≠0 b	11	00 10010 W Rd≠0 b	11
DĀ:	SET address, #b SETB address, #b	01 10010 W 0000 b address	13	SS 0 1 1 0 0 1 0 W 0 0 0 0 b 0 segment offset	14
				01 10010 W 00000 b SL 1 segment 0000,0000 offset	16
Х:	SET addr(Rd), #b SETB addr(Rd), #b	01 10010 W Rd≠0 b address	14	SS 0 1 1 0 0 1 0 W Rd ≠ 0 b 0 segment offset	14
				01 10010 W Rd ≠ 0 b SL 1 segment 00000000 offset	17

Set Bit Static

Set Bit Dynamic

Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	SET Rd, Rs SETB Rbd, Rs	00 100 10 W 0000 Rs 0000 Rd 0000 0000	10	00 10010 W 0000 Rs 0000 Rd 0000 0000	10

Example:

If register RL3 contains %B2 (10110010) and register R2 contains the value 6, the instruction

SETB RL3, R2

will leave the value %F2 (11110010) in RL3.

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

	SETFLG flag	Flag: C, Z, S, P, V
Operation:	FLAGS (4:7) 🔶 FLAGS	(4:7) OR instruction (4:7)
	in the instruction are one the flag will not be affec Note that the P and V fla	C, Z, S, P or V flags are set to one if the corresponding bits a. If the bit in the instruction corresponding to a flag is zero, red. All other bits in the FLAGS register are unaffected. gs are represented by the same bit. three, or four operands in the assembly language statement,
Flags:	C: Set if specified; unaff Z: Set if specified; unaff S: Set if specified; unaff P/V: Set if specified; un D: Unaffected H: Unaffected	ected otherwise ected otherwise

	Assembler Language Syntax	Nonsegmented Mode		Segmented Mode	
		Instruction Format	Cycles	Instruction Format	Cycles
	SETFLG flags	10001101 CZSP/V 0001	7	10001101 CZSP/V 0001	7


Example:

If the C, Z, and S flags are all clear (0), and the P flag is set (1), the statement SETFLG C

will leave the C and P flags set (1), and the Z and S flags cleared (0).

SLA Shift Left Arithmetic

Operation:



The destination operand is shifted arithmetically left the number of bit positions specified by the source operand. For SLAB, the source is in the range 0 to 8; for SLA, the source is in the range 0 to 16; for SLAL, the source is in the range 0 to 32. A shift of zero positions does not affect the destination; however, the flags are set according to the destination value. The least significant bit of the destination is filled with 0, and the C flag is loaded from the sign bit of the destination. The operation is the equivalent of a multiplication of the destination by a power of two with overflow indication.

The src field is encoded in the instruction format as the 8- or 16-bit two's complement positive value of the source operand. For each operand size, the operation is undefined if the source operand is not in the specified range.

The source operand may be omitted from the assembly language statement and thus defaults to the value 1.

Flags:

C: Set if the last bit shifted from the destination was 1, undefined for zero shift; cleared otherwise

- Z: Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- **V:** Set if arithmetic overflow occurs, that is, if the sign of the destination changed during shifting; cleared otherwise
- D: Unaffected
- H: Unaffected

SLA Shift Left Arithmetic

Destination Addressing Mode	Ässembler Language Syntax	Nonsegmented Mode		Segmented Mode	
		Instruction Format	Cycles ¹	Instruction Format	Cycles ¹
R:	SLA Rd, #b	10 110011 Rd 1001 b	13 + 3b	10 110011 Rd 1001 b	13 + 3b
	SLAB Rbd, #b	10 110010 Rd 1001 0 b	13 + 3b	10 110010 Rd 1001 0 b	13 + 3b
	SLAL RRd, #b	10 110011 Rd 1101 b	13 + 3b	10 110011 Rd 1101 b	13 + 3b

Example:


If register pair RR2 contains %1234ABCD, the statement SLAL RR2,#8

will leave the value %34ABCD00 in RR2 and clear the Carry flag.

Note 1: b = number of bit positions; the execution time for b = 0 is the same as for b = 1.

SLL Shift Left Logical

Operation:



The destination operand is shifted logically left by the number of bit positions specified by the source operand. For SLLB, the source is in the range 0 to 8; for SLL, the source is in the range 0 to 16; for SLLL, the source is in the range 0 to 32. A shift of zero positions does not affect the destination; however, the flags are set according to the destination value. The setting of the carry bit is undefined for zero shift. The least significant bit of the destination is filled with 0, and the C flag is loaded from the most significant bit (msb) of the destination. This instruction performs an unsigned multiplication of the destination by a power of two.

The src field is encoded in the instruction format as the 8- or 16-bit positive value of the source operand. For each operand size, the operation is undefined if the source operand is not in the specified range.

The source operand may be omitted from the assembly language statement and thus defaults to the value 1.

Flags:

C: Set if the last bit shifted from the destination was 1, undefined for zero shift; cleared otherwise

Z: Set if the result is zero; cleared otherwise

S: Set if the most significant bit of the result is set; cleared otherwise

V: Undefined

D: Unaffected

H: Unaffected

Shift Left Logical

Destination Addressing Mode	Second las I an average	Nonsegmented Mode		Segmented Mode	
	Assembler Language Syntax	Instruction Format	Cycles ¹	Instruction Format	Cycles
R:	SLL Rd, #b	10 110011 Rd 0001 b	13 + 3b	10 110011 Rd 0001 b	13 + 3 b
	SLLB Rbd, #b	10 110010 Rd 0001 0 b	13 + 3 b	10 110010 Rd 0001 0 b	13 + 3 b
	SLLL RRd, #b	10 110011 Rd 0101 b	13 + 3b	10 110011 Rd 0101 b	13 + 3 b


Example:

If register R3 contains %4321 (0100001100100001), the statement SLL R3,#1

will leave the value %8642 (1000011001000010) in R3 and clear the carry flag.

Note 1: b = number of bit positions; the execution time for b = 0 is the same as for b = 1.

SRA Shift Right Arithmetic



The destination operand is shifted arithmetically right by the number of bit positions specified by the source operands. For SRAB, the source is in the range 0 to 8; for SRA, the source is in the range 0 to 16; for SRAL, the source is in the range 0 to 32. A right shift of zero for SRA is not possible. The most significant bit (msb) of the destination is replicated, and the C flag is loaded from bit 0 of the destination, this instruction performs a signed division of the destination by a power of two.

The src field is encoded in the instruction format as the 8- or 16-bit two's complement negative of the source operand. For each operand size, the operation is undefined if the source operand is not in the specified range.

The source operand may be omitted from the assembly language statement and thus defaults to the value 1.

Flags:

Operation:

C: Set if the last bit shifted from the destination was 1; cleared otherwise

- **Z:** Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- V: Cleared
- D: Unaffected
- H: Unaffected

SRA Shift Right Arithmetic

Destination Addressing	8	Nonsegmented Mode		Segmented Mode		
Mode	Assembler Language Syntax	Instruction Format	Cycles ¹	Instruction Format	Cycles	
R:	SRA Rd, #b	10 110011 Rd 1001 -b	13 + 3b	10 110011 Rd 1001 -b	13 + 3 b	
	SRAB Rbd, #b	10 110010 Rd 1001 0 -b	13 + 3b	10 110010 Rd 1001 0 -b	13+3b	
	SRAL RRd, #b	10 110011 Rd 1101 -b	13 + 3b	10 110011 Rd 1101 -b	13+3b	


Example:

If register RH6 contains %3B (00111011), the statement SRAB RH6,#2 will leave the value %0E (00001110) in RH6 and set the carry flag.

Note 1: b = number of bit positions; the execution time for b = 0 is the same as for b = 1.

SRL Shift Right Logical

Operation:



The destination operand is shifted logically right by the number of bit positions specified by the source operand. For SRLB, the source operand is in the range 0 to 8; for SRL, the source is in the range 0 to 16; for SRLL, the source is in the range 0 to 32. A right shift of zero for SRL is not possible. The most significant bit (msb) of the destination is filled with 0, and the C flag is loaded from bit 0 of the destination. This instruction performs an unsigned division of the destination by a power of two.

The src field is encoded in the instruction format as the 8- or 16-bit negative value of the source operand in two's complement rotation. For each operand size, the operation is undefined if the source operand is not in the range specified above.

The source operand may be omitted from the assembly language statement and thus defaults to the value of 1.

Flags:

C: Set if the last bit shifted from the destination was 1; cleared otherwise

- **Z:** Set if the result is zero; cleared otherwise
- S: Set if the most significant bit of the result is one; cleared otherwise
- V: Undefined
- D: Unaffected
- H: Unaffected

SRL Shift Right Logical

Destination		Nonsegmented Mode		Segmented Mode		
Äddressing Mode	Assembler Language Syntax	Instruction Format	Cycles ¹	Instruction Format	Cycles ¹	
R:	SRL Rd, #b	10 110011 Rd 0001 -b	13 + 3b	10 110011 Rd 0001 -b	13 + 3b	
	SRLB Rbd, #b	10 110010 Rd 0001 0 -b	13 + 3b	10 110010 Rd 0001 0 -b	13 + 3b	
	SRLL RRd, #b	10 110011 Rd 0101 -b	13 + 3b	10 110011 Rd 0101 -b	13 + 3b	

Example:

If register R0 contains %1111 (0001000100010001), the statement SRL R0,#6

will leave the value %0044 (000000001000100) in R0 and clear the carry flag.

Note 1: b = number of bit positions; the execution time for b = 0 is the same as for b = 1.

SUB Subtract

 SUB dst, src
 dst: R

 SUBB
 src: R, IM, IR, DA, X

 Operation:
 dst ← dst - src

 The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are not affected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags:

- **C:** Cleared if there is a carry from the most significant bit; set otherwise, indicating a "borrow"
- Z: Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if the operands were of opposite signs and the sign of the result is the same as the sign of the source; cleared otherwise
 D: SUB, SUBL—unaffected; SUBB—set
- **H:** SUB, SUBL—unaffected; SUBB—cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise, indicating a "borrow"

Source	R	Nonsegmented Mode		Segmented Mode	
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	SUB Rd, Rs SUBB Rbd, Rbs	1000001W Rs Rd	4	100001W Rs Rd	4
	SUBL RRd, RRs	10 010010 RRs RRd	8	10 010010 RRs RRd	8
IM:	SUB Rd, #data	00 00010 0000 Rd data	7	00 00010 0000 Rd data	7
	SUBB Rbd, #data	00 000011 0000 Rd data data	7	00 000011 0000 Rd data data	7
	SUBL RRd, #data	00 010010 0000 Rd 31 data (high) 16 15 data (low) 0	14	00 010010 0000 Rd 31 data (high) 16 15 data (low) 0	14
IR:	SUB Rd, @Rs ¹ SUBB Rbd, @Rs ¹	000001 W Rs≠0 Rd	7	0000001 W Rs≠0 Rd	7
	SUBL RRd, @Rs1	00 010010 Rs≠0 Rd	14	00 010010 Rs≠0 Rd	14

SUB Subtract

Source Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format Cycles		Instruction Format	Cycles
DĀ:	SUB Rd, address SUBB Rbd, address	0 1 0 0 0 0 1 W 0 0 0 0 Rd address	9	SS <mark>0100001W0000 Rd 0 segment offset</mark>	10
				01 00001 W 0000 Rd SL 1 segment 00000000 offset	12
	SUBL RRd, address	01 010010 0000 Rd address	15	SS 0 1 0 1 0 0 1 0 0 0 0 0 Rd 0 segment offset	16
				01 010010 0000 Rd SL 1 segment 0000000 offset	18
X:	SUB Rd, addr(Rs) SUBB Rbd, addr(Rs)	0 1 0 0 0 0 1 W Rs≠0 Rd address	10	SS 0 1 0 0 0 0 1 W Rs ≠ 0 Rd 0 segment offset	10
				0 1 0 0 0 0 1 W Rs≠0 Rd SL 1 segment 0 0 0 0 0 0 0 0 0 offset	13
	SUBL RRD, addr(Rs)	01 010010 Rs≠0 Rd address	16	SS 0 1 0 1 0 0 1 0 Rs ≠ 0 Rd 0 segment offset	16
				01 010010 Rs≠0 Rd SL 1 segment 00000000 offset	19

Example:

If register R0 contains %0344, the statement SUB R0,#%AA will leave the value %029A in R0.

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

TCC Test Condition Code

TCC cc, dst TCCB dst: R

Operation:

if cc is satisfied then dst (0) - 1

This instruction is used to create a Boolean data value based on the flags set by a previous operation. The flags in the FCW are tested to see if the condition specified by "cc" is satisfied. If the condition is satisfied, then the least significant bit of the destination is set. If the condition is not satisfied, bit zero of the destination is not cleared but retains its previous value. All other bits in the destination are unaffected by this instruction.

Flags:

No flags affected

Destination Addressing		Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	TCC cc, Rd TCCB cc, Rbd	1010111W Rd cc	5	1010111W Rd cc	5

Example:

If register R1 contains 0, and the Z flag is set, the statement

TCC EQ,R1


will leave the value 1 in R1.

	TEST dst TESTB TESTL	dst: R, IR, DA, X
Operation:	dst OR 0	
	flags are set to reflect the attrik	ed (logically ORed with zero), and the Z, S and P outes of the result. The flags may then be used for contents of the destination are not affected.
Flags:		red otherwise t of the result is set; cleared otherwise -undefined; TESTB—set if parity of the result is even;

Destination Addressing	Benembles I	Nonsegmented Mode		Segmented Mode	
Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	TEST Rd TESTB Rbd	1000110W Rd 0100	7	1000110W Rd 0100	7
	TESTL RRd	10 011100 Rd 1000	13	10 011100 Rd 1000	13
IR:	TEST @Rd1 TESTB @Rd1	0000110 W Rd ≠ 0 0100	8	0000110W Rd≠0 0100	8
	TESTL @Rd1	00 011100 Rd ≠ 0 1000	13	00 011100 Rd≠0 1000	13
DĀ:	TEST address TESTB address	01 00110 W 0000 0100 address	11	SS 0100110 W 0000 0100 0 segment offset	12
				01 00110 W 0000 0100 SL 1 segment 0000000 address	14
	TESTL address	01 011100 0000 1000 address	16	SS 01 011100 0000 1000 0 segment offset	17
				01 011100 0000 1000 SL 1 segment 0000000 offset	19

149

TEST Test



Example:

If register R5 contains %FFFF (11111111111111), the statement TEST R5

will set the S flag, clear the Z flag, and leave the other flags unaffected.

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

TRDB

Translate and Decrement

	TRDB dst, src,	r dst: IR src: IR					
Operation:	dst ← src[dst] AUTODECREM r ← r - 1	NENT dst by l					
	The contents of are used as an tained in the sc address contair rule for address extended with tion value withi	This instruction is used to translate a string of bytes from one code to another code. The contents of the location addressed by the destination register (the "target byte") are used as an index into a table of translation values whose lowest address is con- tained in the source register. The index is computed by adding the target byte to the address contained in the source register. The addition is performed following the rule for address arithmetic, with the target byte treated as an unsigned 8-bit value extended with high-order zeros. The sum is used as the address of an 8-bit transla- tion value within the table which replaces the original contents of the location addressed by the destination register.					
	previous eleme counter) is ther and are replace segmented moc not be used as	The destination register is then decremented by one, thus moving the pointer to the previous element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The original contents of register RH1 are lost and are replaced by an undefined value. R1 in nonsegmented mode, or RR0 in segmented mode, must not be used as a source or destination pointer, and R1 should not be used as a counter. The source, destination, and counter registers must be separate and non-overlapping registers.					
	a translation va	lue, the table may contain s known that not all possib	256 bytes	s. A smaller table size may b rget byte values will occur.	e		
Flags:	C: Unaffected Z: Undefined S: Unaffected V: Set if the res D: Unaffected H: Unaffected	sult of decrementing r is ze	ero; clear	ed otherwise			
Addressing	Assembler Language	Nonsegmented Mo	· · · · · ·	Segmented Mode			
Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles		
IR:	TRDB @Rd ¹ , @Rs ¹ , r	10 111000 Rd ≠0 1000 0000 r Rs ≠0 0000	25	10 111000 Rd ≠ 0 1000 0000 r Rs ≠ 0 0000	25		
Example:	contains 3, regi		ne byte at	001, the byte at location %4 location %1003 contains %			

TRDB @R6, @R9, R12

will leave the value %AA in location %4001, the value %4000 in R6, and the value 1 in R12. R9 will not be affected. The V flag will be cleared. RH1 will be set to an undefined value. In segmented mode, R6 and R9 would be replaced with register pairs.

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

TRDRB Translate Decrement and Repeat

TRDRB dst, src, R

dst: IR src: IR

Operation:

dst \leftarrow src [dst] AUTODECREMENT dst by 1 r \leftarrow r - 1 repeat until r = 0

This instruction is used to translate a string of bytes from one code to another code. The contents of the location addressed by the destination register (the "target byte") are used as an index into a table of translation values whose lowest address is contained in the source register. The index is computed by adding the target byte to the address contained in the source register. The addition is performed following the rules for address arithmetic, with the target byte treated as an unsigned 8-bit value extended with high-order zeros. The sum is used as the address of an 8-bit translation value within the table that replaces the original contents of the location addressed by the destination register.

The destination register is then decremented by one, thus moving the pointer to the previous element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until the result of decrementing r is zero. This instruction can translate from 1 to 65536 bytes. The original contents of register RH1 are lost and are replaced by an undefined value. The source register is unchanged. The source, destination, and counter registers must be separate and non-overlapping registers.

Because the 8-bit target byte is added to the source register to obtain the address of a translation value, the table may contain 256 bytes. A smaller table size may be used where it is known that not all possible 8-bit target byte values will occur.

This instruction can be interrupted after each execution of the basic operation. The program counter of the start of this instruction is saved before the interrupt request is accepted, so the instruction can be properly resumed. Seven cycles should be added to this instruction's execution time for each interrupt request that is accepted.

- C: Unaffected Z: Undefined S: Unaffected
 - V: Set
 - **D:** Unaffected
 - H: Unaffected

Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles ²	Instruction Format	Cycles ²
IR:	TRDRB @Rbd ¹ , @Rbs ¹ , r		11 + 14 n	10 111000 Rd ≠0 1100 0000 r Rs≠0 0000	11 + 14n

Flags:


TRDRB Translate Decrement and Repeat

Example:

In nonsegmented mode, if register R6 contains %4002, the bytes at locations %4000 through %4002 contain the values %00, %40, %80, respectively, register R9 contains %1000, the translation table from location %1000 through %10FF contains 0, 1, 2, ..., %7F, 0, 1, 2, ..., %7F (the second zero is located at %1080), and register R12 contains 3, the instruction

TRDRB @R6, @R9, R12

will leave the values %00, %40, %00 in byte locations %4000 through %4002, respectively. Register R6 will contain %3FFF, and R12 will contain 0. R9 will not be affected. The V flag will be set, and the contents of RH1 will be replaced by an undefined value. In segmented mode, R6 and R9 would be replaced by register pairs.



Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: n = number of data elements translated.

TRIB Translate and Increment

TRIB dst, src, R

dst: IR src: IR

Operation:

dst \leftarrow src[dst] AUTOINCREMENT dst by 1 r \leftarrow r - 1

This instruction is used to translate a string of bytes from one code to another code. The contents of the location addressed by the destination register (the "target byte") are used as an index into a table of translation values whose lowest address is contained in the source register. The index is computed by adding the target byte to the address contained in the source register. The addition is performed following the rules for address arithmetic, with the target byte treated as an unsigned 8-bit value extended with high-order zeros. The sum is used as the address of an 8-bit translation value within the table which replaces the original contents of the location addressed by the destination register. The destination register is then incremented by one, thus moving the pointer to the next element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The original contents of register RH1 are lost and are replaced by an undefined value. The source register is unchanged. The source, destination, and counter registers must be separate and non-overlapping registers.

Because the 8-bit target byte is added to the source register to obtain the address of a translation value, the table may contain 256 bytes. A smaller table size may be used where it is known that not all possible 8-bit target byte values will occur.

Flags:

C: Unaffected

Z: Undefined

S: Unaffected

- V: Set if the result of decrementing r is zero; cleared otherwise
- **D:** Unaffected
- H: Unaffected

8	Assembler Language	Nonsegmented Mode	•	Segmented Mode		
Addressing Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
	TRIB @Rd ¹ , @Rs ¹ , r	10 111000 Rd ≠0 0000 0000 r Rs ≠0 0000	25	10 111000 Rd ≠0 0000 0000 r Rs ≠0 0000	-25	

TRIB

Translate and Increment

Example:

This instruction can be used in a "loop" of instructions which translate a string of data from one code to any other desired code, but an intermediate operation on each data element is required. The following sequence translates a string of 1000 bytes to the same string of bytes, with all ASCII "control characters" translated to the "blank" character (value = 32). A test, however, is made for the special character "return" (value = 13) which terminates

the loop. The translation table contains 256 bytes. The first 33 (0-32) entries all contain the value 32, and all other entries contain their own index in the table, counting from zero. This example assumes nonsegmented mode. In segmented mode, R4 and R5 would be replaced by register pairs.

LOOP:	LD LDA LDA	R3, #10 R4, STI R5, TA	RING	!initialize counter! !load start addresses!		
	CPB JR TRIB JR	@R4, #13 EQ, DONE @R4, @R5, R3 NOV, LOOP		!check for return character! !exit loop if found! !translate next byte! !repeat until counter = 0!		
	DONE:		TABLE + 1 0 0			

00100000

00100001

00100010

11111111

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

TABLE + 32

TABLE + 33

TABLE + 34

.

TABLE + 255

TRIRB Translate, Increment and Repeat

TRIRB dst, src, R

dst: IR src: IR

Operation:

dst \leftarrow src[dst] AUTOINCREMENT dst by I r \leftarrow r - 1 repeat until r = 0

This instruction is used to translate a string of bytes from one code to another code. The contents of the location addressed by the destination register (the "target byte") are used as an index into a table of translation values whose lowest address is contained in the source register. The index is computed by adding the target byte to the address contained in the source register. The addition is performed following the rules for address arithmetic, with the target byte treated as an unsigned 8-bit value extended with high-order źeros. The sum is used as the address of an 8-bit translation value within the table which replaces the original contents of the location addressed by the destination register. The destination register is then incremented by one, thus moving the pointer to the next element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until the result of decrementing r is zero. This instruction can translate from 1 to 65536 bytes. The original contents of register RH1 are lost and are replaced by an undefined value. The source register is unaffected. The source, destination, and counter registers must be separate and non-overlapping registers.

Because the 8-bit target byte is added to the source register to obtain the address of a translation value, the table may contain 256 bytes. A smaller table size may be used where it is known that not all possible 8-bit target byte values will occur.

This instruction can be interrupted after each execution of the basic operation. The program counter of the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed. Seven cycles should be added to this instruction's execution time for each interrupt request that is accepted.

- Flags:
- C: Unaffected
- Z: Undefined
- S: Unaffected
- V: Set
- D: Unaffected
- H: Unaffected

Addrossing	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles ²	Instruction Format	Cycles ²
IR:	TRIRB @Rdl, @Rsl, r	10 111000 Rd ≠ 0 0100 0000 r Rs ≠ 0 0000	11 + 14n	10 111000 Rd ≠ 0 0100 0000 r Rs ≠ 0 0000	11 + 14 n

156

TRIRB Translate, Increment and Repeat

Example:

The following sequence of instructions can be used to translate a string of 80 bytes from one code to another. The pointers to the string and the translation table are set, the number of bytes to translate is set, and then the translation is accomplished. After executing the last instruction, the V flag is set and the contents of RH1 are lost. The example assumes nonsegmented mode. In segmented mode, R4 and R5 would be replaced by register pairs.

LDA R4, STRING LDA R5, TABLE LD R3, #80 TRIRB @R4, @R5, R3

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: n = number of data elements translated.

TRTDB Translate, Test and Decrement

TRTDB srcl, src2, R

src 1: IR src 2: IR

Operation:

RH1 ← src2[src1]. AUTODECREMENT src1 by 1 r ← r - 1

This instruction is used to scan a string of bytes testing for bytes with special meaning. The contents of the location addressed by the first source register (the "target byte") are used as an index into a table of translation values whose lowest address is contained in the second source register. The index is computed by adding the target byte to the address contained in the second source register. The index is computed by adding is performed following the rules for address arithmetic, with the target byte treated as an unsigned 8-bit value extended with high-order zeros. The sum is used as the address of an 8-bit value within the table which is loaded into register RH1. The Z flag is set if the value loaded into RH1 is zero; otherwise the Z flag is cleared. The contents of the locations addressed by the source registers are not affected. The first source register is then decremented by one, thus moving the pointer to the previous element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The second source register is unaffected. The source, destination, and counter registers must be separate and non-overlapping registers.

Because the 8-bit target byte is added to the second source register to obtain the address of a translation value, the table may contain 256 bytes. A smaller table size may be used where it is known that not all possible 8-bit target byte values will occur.

Flags:

C: Unaffected

Z: Set if the translation value loaded into RH1 is zero; cleared otherwise

- S: Unaffected
- V: Set if the result of decrementing r is zero; cleared otherwise
- **D:** Unaffected
- H: Unaffected

Addressing Assembler Language		Nonsegmented Mode		Segmented Mode		
Addressing Mode	Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
IR:	TRTDB @Rsl ¹ , @Rs2 ¹ , r	10 111000 Rs1≠0 1010 0000 r Rs2≠0 0000	25	10 111000 Rs1 ≠ 0 1010 0000 r Rs2 ≠ 0 0000	25	

Example:

In nonsegmented mode, if register R6 contains %4001, the byte at location %4001 contains 3, register R9 contains %1000, the byte at location %1003 contains %AA, and register R12 contains 2, the instruction

TRTDB @R6, @R9, R12

Will leave the value %AA in RH1, the value %4000 in R6, and the value 1 in R12. Location %4001 and register R9 will not be affected. The Z and V flags will be cleared. In segmented mode, register pairs must be used instead of R6 and R9.

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

TRTDRB Translate, Test, Decrement and Repeat

TRTDRB src 1, src 2, R

src 1: IR src 2: IR

Operation:

RH1 \leftarrow src 2[src1] AUTODECREMENT src1 by 1 r \leftarrow r - 1 repeat until RH1 = 0 or r = 0

This instruction is used to scan a string of bytes testing for bytes with special meaning. The contents of the location addressed by the first source register (the "target byte") are used as an index into a table of translation values whose lowest address is contained in the second source register. The index is computed by adding the target byte to the address contained in the second source register. The addition is performed following the rules for address arithmetic, with the target byte treated as an unsigned 8-bit value extended with high-order zeros. The sum is used as the address of an 8-bit value within the table which is loaded into register RH1. The Z flag is set if the value loaded into RH1 is zero; otherwise the Z flag is cleared. The contents of the locations addressed by the source registers are not affected. The first source register is then decremented by one, thus moving the pointer to the previous element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until either the Z flag is clear, indicating that a non-zero translation value was loaded into RH1, or until the result of decrementing r is zero. This instruction can translate and test from 1 to 65536 bytes. The source, destination, and counter registers must be separate and non-overlapping registers.

Target byte values which have corresponding zero translation-table entry values are to be scanned over, while target byte values which have corresponding non-zero translation-table entry values are to be detected. Because the 8-bit target byte is added to the second source register to obtain the address of a translation value, the table may contain 256 bytes. A smaller table size may be used where it is known that not all possible 8-bit target byte values will occur.

This instruction can be interrupted after each execution of the basic operation. The program counter of the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed. Seven cycles should be added to this instruction's execution time for each interrupt request that is accepted.

Flags:

C: Unaffected

Z: Set if the translation value loaded into RH1 is zero; cleared otherwise

S: Unaffected

- V: Set if the result of decrementing r is zero; cleared otherwise
- D: Unaffected
- H: Unaffected

Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles ²	Instruction Format	Cycles ²
IR:	TRTDRB@Rsl ¹ ,@Rs2 ¹ ,r		11 + 14n	10 111000 Re1≠0 1110 0000 r Rs2≠0 1110	11 + 14n


TRTDRB Translate, Test, Decrement and Repeat

Example:

In nonsegmented mode, if register R6 contains %4002, the bytes at locations %4000 through %4002 contain the values %00. %40, %80, repectively, register R9 contains %1000, the translation table from location %1000 through %10FF contains 0, 1, 2, ..., %7F, 0, 1, 2, ..., %7F (the second zero is located at %1080), and register R12 contains 3, the instruction

TRTDRB @R6, @R9, R12

will leave the value %40 in RH1 (which was loaded from location %1040). Register R6 will contain %4000, and R12 will contain 1. R9 will not be affected. The Z and V flags will be cleared. In segmented mode, register pairs are used instead of R6 and R9.



Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: n = number of data elements translated.

TRTIB

Translate, Test and Increment

				ļ		
IR:	TRTIB @Rsl1, @Rs21, r	10 111000 Rs1 ≠ 0000 r Rs2 ≠	0 0 0 1 0 0 0 0 0 0	25	10 111000 Rs1≠0 0010 0000 r Rs2≠0 0000	25
Mode	Assembler Language Syntax	Instruction Fo	rmat	Cycles	Instruction Format	Cycles
Addressing	Becombles I en euro	Nonsegme	nted Mode		Segmented Mode	
Flags:	 C: Unaffected Z: Set if the translation value loaded into RH1 is zero; cleared otherwise S: Unaffected V: Set if the result of decrementing r is zero; cleared otherwise D: Unaffected H: Unaffected 					
Operation	AUTOINCRED $r \leftarrow r - 1$ This instruction meaning. The "target byte") address is connot the target byte is performed for as an unsigned address of an a flag is set if the contents of the source register ment in the structure decremented by tion, and count Because the 8- address of a true	MENT src1 by 1 n is used to scan a contents of the loc are used as an ind tained in the secor blowing the rules d 8-bit value exten- bit value within t e value loaded into the locations address r is then increment ing. The word reg by one. The second ter registers must bit target byte is a anslation value, the	ation add lex into a d source ntained in for addres ded with h he table w o RH1 is z ed by the ed by one ister spec. d source r be separa dded to th e table ma	ressed b table of register the sec ss arithm nigh-ord which is ero; oth source n e, thus n ified by egister i te and n ne secon ay conta	sting for bytes with special by the first source register (the translation values whose low . The index is computed by ond source register. The add hetic, with the target byte tree ler zeros. The sum is used as loaded into register RH1. The rewise the Z flag is cleared. registers are not affected. The noving the pointer to the nex "r" (used as a counter) is the s unaffected. The source, de ion-overlapping registers. and source register to obtain the in 256 bytes. A smaller table to 8-bit target byte values	nest adding dition aated s the me Z The se first tt ele- en estina- he
	TRTIB src 1, s		src 1: IR src 2: IR			

Example:

This instruction can be used in a "loop" of instructions which translate and test a string of data, but an intermediate operation on each data element is required. The following sequence outputs a string of 72 bytes, with each byte of the original string translated from its 7-bit ASCII code to an 8-bit value with odd parity. Lower case characters are translated to upper case, and any embedded control characters are skipped over. The translation table contains 128 bytes, which assumes that the most significant bit of each byte in the string to be translated is always zero. The first 32 entries and the 128th entry are zero, so that ASCII control characters and the "delete" character (%7F) are suppressed. The given instruction sequence is for nonsegmented mode. In segmented mode, register pairs would be used instead of R3 and R4.

	LD	R5, #72	!initialize counter!
	LDA	R3, STRING	<pre>!load start address!</pre>
	LDA	R4, TABLE	
LOOP:			
	TRTIB	@R3, @R4, R5	!translate and test next byte!
	JR	Z, LOOP	lskip control character!
	OUTB	PORTn, RH1	loutput characters!
	JR	NOV, LOOP	!repeat until counter = 0!
DONE:			-

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

TRTIRB Test, Increment and Repeat

TRTIRB src 1, src 2, R src 1: IR src 2: IR

Operation:

Flags:

RH1 \leftarrow src2[src1] AUTOINCREMENT src1 by 1 $r \leftarrow r - 1$ repeat until RH1 = 0 or R = 0

This instruction is used to scan a string of bytes, testing for bytes with special meaning. The contents of the location addressed by the first source register (the "target byte") are used as an index into a table of translation values whose lowest address is contained in the second source register. The index is computed by adding the target byte to the address contained in the second source register. The addition is performed following the rules for address arithmetic, with the target byte treated as an unsigned 8-bit value extended with high-order zeros. The sum is used as the address of an 8-bit value within the table which is loaded into register RH1. The Z flag is set if the value loaded into RH1 is zero; otherwise the Z flag is cleared. The contents of the locations addressed by the source registers are not affected.

The first source register is then incremented by one, thus moving the pointer to the next element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until either the Z flag is clear, indicating that a non-zero translation value was loaded into RH1, or until the result of decrementing r is zero. This instruction can translate and test from 1 to 65536 bytes. The source, destination, and counter registers must be separate and non-overlapping registers.

Target byte values which have corresponding zero translation table entry values are scanned over, while target byte values which have corresponding non-zero translation table entry values are detected and terminate the scan. Because the 8-bit target byte is added to the second source register to obtain the address of a translation value, the table may contain 256 bytes. A smaller table size may be used where it is known that not all possible 8-bit target byte values will occur.

This instruction can be interrupted after each execution of the basic operation. The program counter of the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed. Seven cycles should be added to this instruction's execution time for each interrupt request that is accepted.

C: Unaffected

Z: Set if the translation value loaded into RH1 is zero; cleared otherwise

S: Unaffected

V: Set if the result of decrementing r is zero; cleared otherwise

D: Unaffected

H: Unaffected

Addressing	Assembler Language	Nonsegmented Mode		Segmented Mode	
Mode	Syntax	Instruction Format	Cycles ²	Instruction Format	Cycles ²
IR:	TRTIRB @Rsl1, @Rs21, r		11 + 14n	10 111000 Rs1≠0 0110 0000 r Rs2≠0 1110	11 + 14n

TRTIRB Test, Increment and Repeat

Example:

The following sequence of instructions can be used in nonsegmented mode to scan a string of 80 bytes, testing for special characters as defined by corresponding nonzero translation table entry values. The pointers to the string and translation table are set, the number of bytes to scan is set, and then the translation and testing is done. The Z and V flags can be tested after the operation to determine if a special character was found and whether the end of the string has been reached. The translation value loaded into RH1 might then be used to index another table, or to select one of a set of sequences of instructions to execute next. In segmented mode, R4 and R5 must be replaced with register pairs.

	LDA LDA LD TRTIRB	R4, STRING R5, TABLE R6, #80 @R4, @R5, R6
	JR	NZ, SPECIAL
END_OF_ST	RING:	
		•
SPECIAL:		
	JR	OV,LAST_CHAR_SPECIAL
		•
LAST_CHAR_	_SPECIAL:	

Note 1: Word register in nonsegmented mode, register pair in segmented mode. Note 2: in = number of data elements translated.

TSET Test and Set

	TSET dst TSETB	dst: R, IR, DA, X
Operation:	S ← dst(msb) dst(0:msb) ← 111111	
	flag, then sets the entire destina	the destination operand, copying its value into the S tion to all 1 bits. This instruction provides a locking o synchronize software processes which require or instructions at one time.
	loading the destination from me systems with one processor, this will be completed without any is used to synchronize software pr	ruction, BUSRQ is not honored in the time between mory and storing the destination to memory. For ensures that the testing and setting of the destination intervening accesses. This instruction should not be occesses residing on separate processors where the location, unless this locking mechanism can be with multi-processor accesses.
Flags:	 C: Unaffected Z: Unaffected S: Set if the most significant bit Y: Unaffected 	of the destination was 1; cleared otherwise

- D: Unaffected H: Unaffected

R Januaria - Record Jan T		Nonsegmented Mode		Segmented Mode		
Addressing Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles	
R:	TSET Rd TSETB Rbd	1000110W Rd 0110	7	1000110W Rd 0110	7	
IR:	TSET @Rd1 TSETB @Rd1	0000110W Rd≠0 0110	11	0000110 W Rd≠0 0110	11	
Dā:	TSET address TSETB address	0100110 W 0000 0110 address	14	SS 0 1 0 0 1 1 0 W 0 0 0 0 0 1 1 0 0 segment offset	15	
				SL 01 00110 W 0000 0110 SL 1 segment 00000000 offset	17	
X :	TSET addr(Rd) TSETB addr(Rd)	01 00110 W Rd≠0 0110 address	15	SS 0 1 0 0 1 1 0 W Rd≠0 0 1 1 0 0 segment offset	15	
				01 00110 W Rd≠0 0110 SL 1 segment 0000000 offset	18	

TSET Test and Set

Example:

A simple mutually-exclusive critical region may be implemented by the following sequence of statements:

sequence	or statements.	
ENTER:		
TSET	SEMAPHORE	
JR ·	MI,ENTER	lloop until resource con-!
		Itrolled by SEMAPHORE!
		lis available!
!Critical F	Region—only one software	process!

!C !executes this code at a time!

CLR

SEMAPHORE

!release resource controlled! !by SEMAPHORE!

XOR Exclusive Or

	XOR dst, src XORB	dst: R src: R, IM, IR, DA, X
Operation:	dst 🗕 dst XOR src	
	the result is stored in the destin The EXCLUSIVE OR operation	EXCLUSIVE ORed with the destination operand and ation. The contents of the source are not affected. results in a one bit being stored whenever the cor- ands are different; otherwise, a zero bit is stored.
Flags:	5	red otherwise t of the result is set; cleared otherwise et if parity of the result is even; cleared otherwise

Source Addressing	8	Nonsegmented Mode	•	Segmented Mode	
Mode	Assembler Language Syntax	Instruction Format	Cycles	Instruction Format	Cycles
R:	XOR Rd, Rs XORB Rbd, Rbs	1000100 W Rs Rd	4	1000100W Rs Rd	4
IM:	XOR Rd, #data	00 001001 0000 Rd data	7	00 001 001 0000 Rd data	7
	XORB Rbd, #data	00 001000 0000 Rd data data	7	00 001000 0000 /Rd data data	7
IR:	XOR Rd, @Rs ¹ XORB Rbd, @Rs ¹	0000100W Rs≠0 Rd	7	0000100W Rs≠0 Rd	7
DĀ:	XOR Rd, address XORB Rbd, address	0 1 0 0 1 0 0 W 0 0 0 0 Rd address	9	SS 0 1 0 0 1 0 0 W 0 0 0 0 Rd 0 segment offset	10
				01 00100 W 0000 Rd 1 segment 0000000 offset	12
X :	XOR Rd, addr(Rs) XORB Rbd, addr(Rs)	0 1 0 0 1 0 0 W Rs≠0 Rd address	10	SS 0 1 0 0 1 0 0 W Rs≠0 Rd 0 segment offset	10
				01 00100 W Rs≠0 Rd SL 1 segment 00000000 offset	13

XOR Exclusive Or

Example:

If register RL3 contains %C3 (11000011) and the source operand is the immediate value %7B (01111011), the statement XORB RL3,#%7B

will leave the value %B8 (10111000) in RL3.

Note 1: Word register in nonsegmented mode, register pair in segmented mode.

EPA Instruction Templates

There are seven "templates" for EPA instructions. These templates correspond to EPA instructions, which combine EPU operations with possible transfers between memory and an EPU, between CPU registers and EPU registers, and between the Flag byte of the CPU's FCW and the EPU. Each of these templates is described on the following pages. The description assumes that the EPA control bit in the CPU's FCW has been set to 1. In addition, the description is from the point of view of the CPU—that is, only CPU activities are described; the operation of the EPU is implied, but the full specification of the instruction depends upon the implementation of the EPU and is beyond the scope of this manual.

Fields ignored by the CPU are shaded in the diagrams of the templates. The 2-bit field in bit positions 0 and 1 of the first word of each template would normally be used as an identification field for selecting one of up to four EPUs in a multiple EPU system configuration. Other shaded fields would typically contain opcodes for instructing an EPU as to the operation it is to perform in addition to the data transfer specified by the template.

Extended Instruction Load Memory from EPU

Operation: Memory - EPU

The CPU performs the indicated address calculation and generates n EPU memory write transactions. The n words are supplied by an EPU and are stored in n consecutive memory locations starting with the effective address.

Flags/Registers: No flags or CPU registers are affected by this instruction.

mode	001111 ds	t 11 n-1		Clock Cycles	
mode	e	dst	NS	SS	SL
0 0	IR	(dst ≠ 0)	11 + 3n		
0 1	Х	(dst ≠ 0)	15 + 3n	15 + 3n	18+3n
0 1	DA	(dst = 0)	14+3n	15 + 3n	17 + 3n

Extended Instruction Load EPU from Memory

Operation: EPU - Memory

The CPU performs the indicated address calculation and generates n EPU memory read transactions. The n consecutive words are fetched from the memory locations starting with the effective address. The data is read by an EPU and operated upon according to the EPA instruction encoded into the shaded fields.

Flags/Registers: No flags or CPU registers are affected by this instruction.

mo	de 0	0 1 1 1 1 s	re: 01			
			n-1		Clock Cycles	
mc	de		src	NS	SS	SL
0	0	IR	(src ≠ 0)	11 + 3ņ		
0	1	ЪХ	(src ≠ 0)	15+3n	15 + 3n	18+3n
0	1	DA	(src = 0)	14+3n	15 + 3n	17 + 3n

Extended Instruction Load CPU from EPU

Operation: CPU - EPU registers

The contents of n words are transferred from an EPU to consecutive CPU registers starting with register dst. CPU registers are transferred consecutively, with register 0 following register 15.

Flags/Registers: No flags are affected by this instruction.

Execution Time: 11 + 3n cycles.

10 00 11 11	0	0 0
dst		n-1

Extended Instruction Load EPU from CPU

Operation: EPU - CPU registers

The contents of n words are transferred to an EPU from consecutive CPU registers starting with register src. CPU registers are transferred consecutively, with register 0 following register 15.

Flags/Registers: No flags are affected by this instruction.

Execution Time: 11 + 3n cycles.

10 00 11 11	0	10
src		n-1

Extended Instruction Load FCW from EPU

Operation: Flags - EPU

The Flags in the CPU's Flag and Control Word are loaded with information from an EPU on AD lines AD_0 - AD_7 .

Flags/Registers: The contents of CPU register 0 are undefined after the execution of this instruction.

Execution Time: 14 cycles.

100	0	1	1	1	0	0	0	
		0	0	0	0	() (000

Extended Instruction Load EPU from FCW

Operation: EPU - Flags

The Flags in the CPU's Flag and Control Word are transferred to an EPU on AD lines AD₀-AD₇.

Flags/Registers: The flags in the FCW are unaffected by this instruction.

Execution Time: 14 cycles.

10 0 0	11	10	10
	00	00	0000

Extended Instruction Internal EPU Operation

Operation: Internal EPU Operation

The CPU treats this template as a No Op. It is typically used to initiate an internal EPU operation.

Flags/Registers: The flags in the FCW are unaffected by this instruction.

Execution Time: 14 cycles.

1	0	00	1	1	1	0	0 1	

Programmers Quick Reference

	Operands				Clock	Cycles*					
Mnemonics		Addr. Modes	W NS	ord, B SS	yte SL	Lo NS	ong Wo SS	ord SL	Operation		
ADC ADCB	R,src	R	5						Add with Carry R - R + src + carry		
ADD ADDB ADDL	R,src	R IM IR DA X	4 7 7 9 10	4 7 10 10	4 7 12 13	8 14 14 15 16	8 14 16 16	8 14 18 19	Add R — R + src		
ÄND ÄNDB	R,src	R IM IR DA X	4 7 7 9 10	4 7 10 10	4 7 12 13			A	AND R - R AND src		
BIT BITB	dst,b	R IR DA X	4 8 10 11	4 11 11	4 13 14				Test Bit Static Z flag – NOT dst bit specified by b		
BIT BITB	dst,R	R	10	10	10				Test Bit Dynamic Z flag — NOT dst bit specified by contents of R		
CALL	dst	IR DA X	10 12 13	10 18 18	15 20 21				Call Subroutine Autodecrement SP @ SP - PC PC - dst		
CALR	dst	RA	10	10	15				Call Relative Autodecrement SP @ SP - PC PC - PC + dst(range -4094 to +4096)		
CLR CLRB	dst	R IR DA X	7 8 11 12	7 12 12	7 14 15				Clear dst - 0		
сом сомв	dst	R IR DA X	7 12 15 16	7 16 16	7 18 19				Complement dst – NOT dst		
COMFLG	flags		7	7	7				Complement Flag (Any combination of C, Z, S, P/V)		
CP CPB CPL	R,src	R IM IR DA X	4 7 7 9 10	4 7 10 10	4 7 12 13	8 14 14 15 16	8 14 16 16	8 14 18 19	Compare with Register R - src		
СР СРВ	dst,IM	IR DA X	11 14 15	15 15	17 18				Compare with Immediate dst - IM		

* NS = Non-Segmented, SS = Short Segmented Offset, SL = Segmented Long Offset, Blank = Not Implemented.

					Clock	Cycles					
Mnemonics	Operands	Addr. Modes	W NS	ord, B SS	yte SL	Lo NS	ong Wo SS	ord SL	Operation		
CPD CPDB	R _X ,src,R _Y ,cc	IR	20						$\begin{array}{l} \textbf{Compare and Decrement} \\ R_X &- \mbox{ src} \\ Autodecrement \mbox{ src address} \\ R_Y &- R_Y &- \mbox{ 1} \end{array}$		
CPDR CPDRB	$R_{\chi,src,R_{\gamma},cc}$	IR	(11 + 9	n)				Compare, Decrement and Repeat $R_Y - src$ Autodecrement src address $R_X - R_Y - 1$ Repeat until cc is true or $R_Y = 0$		
CPI CPIB	R _X ,src,R _Y ,cc	IR	20						Compare and Increment $R_X - src$ Autoincrement src address $R_Y - R_Y - 1$		
CPIR CPIRB	R _X ,src,R _Y ,cc	IR	(1	11 + 9	h)				Compare, Increment and Repeat $R_{\chi} - src$ Autoincrement src address $R_{Y} - R_{Y} - 1$ Repeat until cc is true or $R_{Y} = 0$		
CPSD CPSDB	dst,src,R,cc	IR	25						Compare String and Decrement dst – src Autodecrement dst and src addresses R – R – 1		
CPSDR CPSDRB	dst,src,R,cc	IR	(1	1 + 1.	4n)				Compare String, Decr. and Repeat dst - src Autodecrement dst and src addresses R - R - 1 Repeat until cc is true or $R = 0$		
CPSI CPSIB	dst,src,R,cc	IR	25						Compare String and Increment dst – src Autoincrement dst and src addresses R – R – 1		
CPSIR CPSIRB	dst,src,R,cc	IR	(1	1 + 1	4n)				Compare String, Incr. and Repeat dst – src Autoincrement dst and src addresses R – R – 1 Repeat until cc is true or R = 0		
DAB	dst	R	5	5	5				Decimal Adjust		
DEC DECB	dst,n	R IR DA X	4 11 13 14	4 14 14	4 16 17				Decrement by n $dst \leftarrow dst - n$ (n = 116)		
DI*	int		7	7	7				Disable Interrupt (Any combination of NVI, VI)		
DIV DIVL	R,src	R IM IR DA X	107 107 107 108 109	107 109 109	107 111 112	744 744 744 745 746	744 746 746	744 748 749	$\begin{array}{c} \textbf{Divide} \mbox{ (signed)} \\ \mbox{Word: } R_{n \ + \ 1} - R_{n,n \ + \ 1} + \mbox{ src} \\ R_{n} - \mbox{ remainder} \\ \mbox{Long Word: } R_{n \ + \ 2,n \ + \ 3} - R_{n,n \ + \ 3} + \mbox{ src} \\ R_{n,n \ + \ 1} - \mbox{ remainder} \end{array}$		

*Privileged instruction. Executed in system mode only.

					Clock	Cycles			
Mnemonics	Operands	Äddr. Modes	W NS	ord, B SS	yte SL	L NS	ong Word SS	i SL	Operation
DJNZ DBJNZ	R,dst	RA	11	11	11				Decrement and Jump if Non-Zero R - R - 1 If $R \neq 0$: PC - PC + dst(range -254 to 0)
EI*	int		7	7	7				Enable Interrupt (Any combination of NVI, VI)
EX EXB	R,src	R IR DA X	6 12 15 16	6 16 16	6 18 19				Exchange R – src
EXTS EXTSB EXTSL	dst	R	11	11	11	11	11	11	Extend Sign Extend sign of low order half of dst through high order half of dst
HALT*			(8	+ 3 n)				HALT
IN* INB*	R,src	IR DA	10 12	12	12				Input R → src
INC INCB	dst,n	R IR DA X	4 11 13 14	4 14 14	4 16 17				Increment by n $dst \leftarrow dst + n$ (n = 116)
IND* INDB*	dst,src,R	IR	21						Input and Decrement dst – src Autodecrement dst addresed R – R – 1
INDR* INDRB*	dst,src,R	IR	(1	1 + 10)n)				Input, Decrement and Repeat dst - src Autodecrement dst address R - R - 1 Repeat until R = 0
INI* INIB*	dst,src,R	IR	21						Input and Increment dst src Autoincrement dst address R R - 1
INIR* INIRB*	dst,src,R	IR	(1	1 + 10)n)				Input, Increment and Repeat dst – src Autoincrement dst address R – R – 1 Repeat until R = 0
IRET*			13	13	16				Interrupt Return PS – @ SP Autoincrement SP
JP	cc,dst	IR IR DA X	10 7 7 8	8	15 7 10 11	((taken) not taken))	Jump Conditional If cc is true: PC – dst
JR	cc,dst	RA	6	6	6				Jump Conditional Relative If cc is true: PC - PC + dst (range -256 to +254)

*Privileged instruction. Executed in system mode only.

					Clock	Cycles					
Mnemonics	Operands	Äddr. Modes	W NS	ord, B	yte SL	Lo NS	ong Wo SS	ord SL	Operation		
LD LDB LDL	R,src	R IM IM	3 7 5	3 7 (huta	3 7	5 11	5 11	5 11	Load into Register R - src		
LDL	:	IR DA	5 7 9	(byte 10	12	11 12	13	15			
		X BA	10 14	10	13 14	13 · 17	13	16 17			
LD	dst.R	BX IR	14		14	17		17	Load into Memory (Store)		
LDB LDL		DA X BA	11 12 14	12 12 14	14 15 14	14 15 17	15 15 17	17 18 17	$dst \leftarrow R$		
		BX	14	14	14	17	17	17			
LD LDB	dst,IM	IR DA X	11 14 15	15 15	17 18				Load Immediate into Memory dst ← IM		
LDA	R,src	DA X BA BX	12 13 15 15	13 13 15 15	15 16 15 15				Load Address R ← source address		
LDAR	R,src	RA	15	15	15				Load Address Relative		
LDCTL*	CTLR,src	R	7	7	7				Load into Control Register CTLR – src		
LDCTL*	dst,CLTR	R	7	7	7				Load from Control Register dst – CTLR		
LDCTLB	FLGR, src	R	7	7	7				Load into Flag Byte Register FLGR – src		
LDCTLB	dst,FLGR	R	7	7	7				Load from Flag Byte Register dst – FLGR		
LDD LDDB	dst,src,R	IR	20						Load and Decrement dst ← src Autodecrement dst and src addresses R ← R + 1		
LDDR LDDRB	dst,src,R	IR	(11 + 9	n)				Load, Decrement and Repeat dst - src Autodecrement dst and src addresses R - R - 1 Repeat until $R = 0$		
LDI LDIB	dst,src,R	IR	20						Load and Increment dst - src Autoincrement dst and src addresses R - R - 1		
LDIR LDIRB	dst,src,R	IR	(11 + 9	n)				Load, Increment and Repeat dst — src Autoincrement dst and src addresses R — R — 1 Repeat until R = 0		

					Clock	Cycles			
Mnemonics	Operands	Addr. Modes	Word, Byte NS SS SL			Long Word NS SS SL	Operation		
LDK	R,src	IM	5	5	5		Load Constant R $-$ n (n = 015)		
LDM	R,src,n	IR DA X	11 14 15	15 15	17 18	+ 3n	Load Multiple dst ← src (n consecutive words) (n = 116)		
LDM	dst,R,n	IR DA X	11 14 15	15 15	17 18	+ 3n	Load Multiple (Store Multiple) dst - R (n consecutive words) (n = 116)		
LDPS*	src	IR DA X	12 16 17	20 20	22 23		Load Program Status PS — src		
LDR LDRB	R,src	RA	14	14	14	17 17 17	Load Relative R - src (range - 32768 + 32767)		
LDR LDRB LDRL	dst,R	RA	14	14	14	17 17 17	Load Relative (Store Relative) dst → R (range -32768 + 32767)		
MBIT*			7	7	7		Test Multi-Micro Bit Set if M_I is High.		
MREQ*	dst	R	(12 + 7	'n)		Multi-Mircre Request		
MRES*			5	5	5		Multi-Micro Reset		
MSET*			5	5	5		Multi-Micro Set		
MULT MULTL	R,src	R IM IR DA X	70 70 70 71 72	70 70 72 72	70 70 74 75	282 + 282 + 282 + 282 + 282 + 282 + 282 + 283 + 283 + 286 + 284 + 284 + 287 +	$\begin{array}{l} \textbf{Multiply} (signed) \\ Word: R_{n,n+1} - R_{n+1} \cdot src \\ Long Word: R_{nn+3} - R_{n+2, n+3} \cdot src \\ + Plus seven cycles for each 1 in the \\ absolute value of the low order 16 bits of the multiplicand. \end{array}$		
NEG NEGB	dst	R IR DA X	7 12 15 16	7 16 16	7 18 19		Negate dst – 0 – dst		
NOP			7	7	7		No Operation		
OR ORB	R,src	R IM IR DA X	4 7 7 9 10	4 7 10 10	4 7 12 13		OR R – R OR src		
OTDR* OTDRB*	dst,src,r	IR	(1	1 + 10) n)		Output, Decrement and Repeat dst - src Autodecrement src address R - R - 1 Repeat until R = 0		

*Privileged instructions. Executed in system mode only.

.

					Clock	Cycles					
Mnemonics	Operands	Äddr. Modes	Word, Byte NS SS SL			Lo NS	Long Word NS SS SL		Operation		
OTIR* OTIRB*	dst,src,R	IR	(11 + 10 n)		n)				Output. Increment and Repeat dst - src Autoincrement scr address R - R - 1 Repeat until $R = 0$		
OUT* OUTB*	dst,R	IR DA	10 12	12	12				Output dst – R		
OUTD* OUTDB*	dst,src,R	IR	21						Output and Decrement dst – src Autodecrement src address R – R – 1		
OUTI* OUTIB*	dst,src,R	IR	21						Output and Increment dst – src Autoincrement src address R – R – 1		
POP POPL	dst,IR	R IR DA X	8 12 16 16	8 16 16	8 18 19	12 19 23 23	12 23 23	12 25 26	Pop dst — IR Autoincrement contents of R		
PUSH PUSHL	IR,src	R IM IR DA X	9 12 13 14 14	9 12 14 ⁻ 14	9 12 16 17	12 20 16 21	12 21 21	12 23 24	Push Autodecrement contents of R IR – src		
RES RESB	dst,b	R IR DA X	4 11 13 14	4 14 14	4 16 17				Reset Bit Static Reset dst bit specified by b		
RES RESB	dst,R	R	10	10	10				Reset Bit Dynamic Reset dst bit specified by contents R		
RESFLG	flag		7	7	7				Reset Flag (Any combination of C, Z, S, P/V)		
RET	cc		10 7	10 7	13 7	(1	(taken) not take		Return Conditional If cc is true: PC – @ SP Autoincrement SP		
RL RLB	dst,n	R R		forn = forn =					Rotate Left by n bits (n = 1, 2)		
RLC RLCB	dst,n	R R		forn = forn =					Rotate Left through Carry by n bits $(n = 1, 2)$		
RLDB	R,src	R	9	9	9				Rotate Digit Left		
RR RRb	dst,n	R R		forn= forn=					Rotate Right by n bits (n = 1, 2)		
RRC RRCB	dst,n	R R	-	forn = forn =	-				Rotate Right through Carry by n bits $(n = 1, 2)$		

*Privileged instruction. Executed in system mode only.

					Clock	Cycles				
Mnemonics	Operands	Addr. Modes	W NS	ord, B [.] SS	yte SL	Long Word NS SS SL	Operation			
RRDB	R,src	R	9	9	9		Rotate Digit Right			
SBC SBCB	R,src	R	5	5	5		Subtract with Carry R - R - src - carry			
SC	STC	IM	33		39		System Call Autodecrement SP @ SP old PS Push instruction PS System Call PS			
SDA SDAB SDAL	dst,R	R	(1	15 + 3	ń)	(15 + 3n)	Shift Dynamic Arithmetic Shift dst left or right by contents of R			
SDL SDLB SDLL	dst,R	R	(1	15 + 3	n)	(15 + 3n)	Shift Dynamic Logical Shift dst left or right by contents of R			
SET SETB	dst,b	R IR DA X	4 11 13 14	4 14 14	4 16 17		Set Bit Static Set dst bit specified by b			
SET SETB	dst,R	R	10	10	10		Set Bit Dynamic Set dst bit specified by contents of R			
SETFLG	flag	Х	7	7	7		Set Flag (Any combination of C, Z, S, P/V)			
SIN* SINB*	R,src	DA	12	12	12		Special Input R — src			
SIND* SINDB*	dst,src,R	IR	21				Special Input and Decrement dst – src Autodecrement dst address R – R – 1			
SINDR* SINDRB*	dst,src,R	IR	(1	1 + 10)n)		Special Input, Decrement and Repeat dst – src Autodecrement dst address R - R - 1 Repeat until $R = 0$			
SINI* SINIB*	dst,src,R	IR	21				Special Input and Increment dst – src Autoincrement dst address R – R – 1			
SINIR* SINIRB*	dst,src,R	IR	(1	1 + 10	Dn)		Special Input. Increment and Repeat dst − src Autoincrement dst address R − R − 1 Repeat until R = 0			
SLA SLAB SLAL	dst,n	R	(13 + 3	n)	(13 + 3n)	Shift Left Arithmetic by n bits			
SLL SLLB SLLL	dst, n	R	(13 + 3	n)	(13 + 3n)	Shift Left Logical by n bits			

*Privileged instruction. Executed in system mode only.

	Operands	perands Addr. Modes	Clock Cycles								
Mnemonics			Word, Byte NS SS SL			Lo NS	ng Wo SS	rd SL	Operation		
SOTDR* SOTDRB*	dst,src,R	IR	(1)	1 + 10	n)				Special Output, Decr. and Repeat dst - src Autodecrement src address R - R - 1 Repeat until $R = 0$		
SOTIR* SOTIRB*	dst,src,R	R	(1	1 + 10	n)				Special Output, Incr. and Repeat dst – src Autoincrement src address R – R – 1 Repeat until R = 0		
SOUT* SOUTB*	dst,src	DA	12	12	12				Special Output dst – src		
SOUTD* SOUTDB*	dst,src,R	IR	21						Special Output and Decrement dst ← src Autodecrement src address R ← R - 1		
SOUTI* SOUTIB*	dst,src,R	IR	21				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		Special Output and Increment dst – src Autoincrement src address R – R – 1		
SRA SRAB SRAL	dst,n	R	(1	3 + 3	n)	(1	3 + 3	n)	Shift Right Arithmetic by n bits		
SRL SRLB SRLL	dst, n	R	(1	3 + 3	n)	(1	3 + 3	n)	Shift Right Logical by n bits		
SUB SUBB SUBL	R,src	R IM IR DA X	4 7 7 9 10	4 7 10 10	4 7 12 13	8 14 14 15 16	8 14 16 16	8 14 18 19	Subtract R – R – src		
TCC TCCB	cc,dst	R	5	5	5			···	Test Condition Code Set LSB if cc is true		
TEST TESTB	dst	R IR DA X	7 8 11 12	7 12 12	7 14 15	13 13 13 13 16 17 19 17 17 20		19	Test dst OR 0		

*Privileged instructions. Executed in system mode only.

			Clock	Cycles	Operation		
Mnemonics	Operands	Addr. Modes	Word, Byte NS SS SL	Long Word NS SS SL			
TRDB	dst,src,R	IR	25		Translate and Decrement dst ← src(dst) Autodecrement dst address R ← R − 1		
TRDRB	dst,src,R	IR	(11 + 14n)		Translate, Decrement and Repeat dst - src(dst) Autodecrement dst address $R - R - 1$ Repeat until $R = 0$		
TRIB	dst,src,R	IR	25		Translate and Increment dst → src(dst) Autoincrement dst address R → R − 1		
TRIRB	dst,src,R	IR	(11 + 14n)		Translate, Increment and Repeat dst – src(dst) Autoincrement dst address R - R - 1 Repeat until $R = 0$		
TRTDB	srcl,src2,R	IR	25		Translate and Test, Decrement RH1 → src2 (src1) Autodecrement src 1 address R - R - 1		
TRTDRB	srcl,src2,R	IR	(11 + 14n)		Translate and Test, Decr. and Repeat $RH1 \rightarrow src2 (src1)$ Autodecrement src1 address $R \rightarrow R - 1$ Repeat until $R = 0$ or $RH1 \neq 0$		
TRTIB	srcl,src2,R	IR	25		Translate and Test, Increment RH1 — src2 (src1) Autoincrement src address R — R — 1		
TRTIRB	srcl,src2,R	IR	(11 + 14n)		Translate and Test, Incr. and Repeat RH1 → src2 (src1) Autoincrement src 1 address R → R1 Repeat until R = 0 or RH1 ≠ 0		
TSET ISETB	dst	R IR DA X	7 7 7 11 14 15 17 15 15 18		Test and Set S flag — MSB of dst dst — all 1s		
XOR XORB	R,src	R IM IR DA X	4 4 4 7 7 7 7 7 9 10 12 10 10 13		Exclusive OR R – R XOR src		

	LOWER NIBBLE (HEX), UPPER INSTRUCTION BYTE															
	0	1	2	3	4	5	6	7	8	9	Α	В	c	D	E	F
0		ADD B - IB B - IM		SUB R — IR R — IM					XORB R ← IR R ← IM	XOR R ← IR R ← IM	CPB R ← IR R ← IM		See Table 1	See Table 1	EXTEND	EXTEND INST
.1	$\begin{array}{c} \mathbf{CPL} \\ \mathbf{R} \leftarrow \mathbf{IR} \\ \mathbf{R} \leftarrow \mathbf{IM} \end{array}$	PUSHL IR - IR	$\begin{array}{c} \textbf{SUBL} \\ \textbf{R} \leftarrow \textbf{IR} \\ \textbf{R} \leftarrow \textbf{IM} \end{array}$	PUSH IR ← IR	$\begin{array}{c} \textbf{LDL} \\ \textbf{R} \leftarrow \textbf{IR} \\ \textbf{R} \leftarrow \textbf{IM} \end{array}$	POPL IR ← IR	ADDL $R \leftarrow IR$ $R \leftarrow IM$	POP IR - IR	MULTL R — IR R — IM	$\begin{array}{c} \textbf{MULT} \\ \textbf{R} \leftarrow \textbf{IR} \\ \textbf{R} \leftarrow \textbf{IM} \end{array}$			See Table 2	LDL IR — R	JP PC — IR	CALL PC-IR
2					SETB IR - IM R - R	SET IR ← IM R ← R	BITB IR ← IM R ← R	$\begin{array}{c} \textbf{BIT} \\ \textbf{IR} \textbf{IM} \\ \textbf{R} \textbf{R} \end{array}$		IR - IM	DECB IR - IM	DEC IR - IM	EXB R ← IR	EX R ← IR	LDB IR — R	LD IR←R
3	LDB R ← BA LDRB R ← RA	LD $R \leftarrow BA$ LDR $R \leftarrow BA$	LDB BA ← R LDRB RA ← R	LD $BA \leftarrow R$ LDR $RA \leftarrow R$	LDA R — BA LDAR R — RA	LDL R ← BA LDRL R ← RA	RSVD	LDL BA ← R LDRL RA ← R	RSVD	LDPS IR	See Table 3 A	See Table 3 B	INB R — IR	IN R — IR	OUTB IR - R	OUT IR — R
4	ADDB R - X R - DA		SUBB R ← X R ← DA		ORB R ← X R ← DA	OR R ← X R ← DA	$\begin{array}{c} \textbf{ANDB} \\ \textbf{R} \leftarrow \textbf{X} \\ \textbf{R} \leftarrow \textbf{DA} \end{array}$		XORB R ← X R ← DA	XOR R ← X R ← DA	СРВ н — х н — ра	$R \leftarrow X$ $R \leftarrow DA$	See Table 1	See Table 1	EXTEND INST	EXTEND INST
N BYTE	$\begin{array}{c} \mathbf{CPL} \\ \mathbf{R} \leftarrow \mathbf{X} \\ \mathbf{R} \leftarrow \mathbf{DA} \end{array}$	PUSHL IR - X IR - DA	SUBL $R \leftarrow X$ $R \leftarrow DA$	PUSH IR — X IR — DA	$\begin{array}{c} \textbf{LDL} \\ \textbf{R} \leftarrow \textbf{X} \\ \textbf{R} \leftarrow \textbf{DA} \end{array}$	$\begin{array}{c} \textbf{POPL} \\ IR \rightarrow X \\ IR \rightarrow DA \end{array}$	$\begin{array}{c} \textbf{ADDL} \\ \textbf{R} \leftarrow \textbf{X} \\ \textbf{R} \leftarrow \textbf{DA} \end{array}$	$\begin{array}{c} \mathbf{POP} \\ IR \rightarrow X \\ IR \rightarrow DA \end{array}$	$\begin{array}{c} \textbf{MULTL} \\ \textbf{R} \leftarrow \textbf{X} \\ \textbf{R} \leftarrow \textbf{DA} \end{array}$	$\begin{array}{c} \textbf{MULT} \\ \textbf{R} \leftarrow \textbf{X} \\ \textbf{R} \leftarrow \textbf{DA} \end{array}$	$\begin{array}{c} \textbf{DIVL}\\ \textbf{R} \leftarrow \textbf{X}\\ \textbf{R} \leftarrow \textbf{DA} \end{array}$	DIV R — X	See Table 2	LDL X R DA R]P PC ← X PC ← DA	CALL PC — X PC — DA
UPPER INSTRUCTION	LDB R ← X R ← DA	$\begin{array}{c} LD \\ R \leftarrow X \\ R \leftarrow DA \end{array}$	RESB X — IM DA — IM	RES X ← IM DA ← IM	SETB X — IM DA — IM	SET X ← IM DA ← IM	BITB X — IM DA — IM	BIT X — IM DA — IM		INC X — IM DA — IM	DECB X ← IM DA ← IM	DEC X ← IM DA ← IM	EXB R → X R → DA	EX R ⊷ X R ⊷ DA	LDB X ← R DA ← R	LD X ← R DA ← R
IPPER INS	LDB R — BX	See Table 7	LDB BX — R	BX ← R	LDA R ← BX	R - BX	LDA R ← X R ← DA	LDL BX ← R	RSVD	LDPS PS ← X PS ← DA	HALT	See Table 7	EI DI	See Table 7	RSVD	SC
8 (HEX	ADDB R - R		SUBB R - R	SUB · R ← R	ORB R ← R	OR R ← R	ANDB R - R	AND R ← R		XOR R — R	СРВ R ← R	СР R ← R	See Table 1	See Table 1	EXTEND INST.	EXTEND INST.
ER NIBBLE	CPL R ← R	PUSHL IR - R	SUBL R ← R	PUSH IR ← R	LDL R ← R	POPL R — IR		POP - R - IR	MULTL R - R	MULT R - R	DIVL R ← R	DIV R ← R	See Table 2	RSVD	RET PC-(SP)	RSVD
A UPPER	LDB R - R	R ⊷ R	RESB R - IM	RES R ← IM	SETB R ← IM	SET R - IM	BITB R ← IM	BIT R — IM	INCB R - IM		DECB R — IM	DEC R — IM	EXB R - R	EX R - R	TCCB R	TCC R
в	D AB R	EXTS EXTSB EXTSL R	See Table 4	See Table 4	ADCB R - R		SBCB R - R	SBC R ← R	See Table 5	RSVD	See Table	See Table 6	RRDB	LDK R – IM	RLDB R	RSVD
с	LDB B - IM															
D.	CALR PC - RA															
E	PC ← RA	:														
F	DJNZ DBJNZ PC ← RA															


LOWER NIBBLE (HEX), UPPER INSTRUCTION BYT

Op Code Map

Notes:

1) Reserved Instructions (RSVD) should not be used. The result of their execution is not defined.

2) The execution of an extended instruction will result in an Extended Instruction Trap if the EPA bit in the FCW is a zero. If the flag is a one the Extended Instruction will be executed by the EPU function.






Table 2. Upper Instruction Byte

Table 3. Upper Instruction Byte

IR - IR

OUTDB

IR -IR OTDRB

IR - IR

SOUTDB

IR -IR SOTDRB

IR ← IR

А

В


IR - IR

OUTD

IR - IR

IR-IR

	B2	вз
0	RLB (i bit) R	RL (1 bit) R
1	SLLB R SRLB R	SLL R SRL R
2	RLB (2 bits) R	RL (2 bits) R
3	SDLB R	SDL R
4	RRB (1 bit) R	RR (1 bit) R
5	RSVD	SLLL R SRLL
6	RRB (2 bits) R	RR (2 bits) R
7	RSVD	SDLL R
8	RLCB (1 bit) R	RLC (1 bit) R
9	SLAB R SRAB R	SLA R SRA R
A	RLCB (2 bits) R	RLC (2 bits) R
в	SDAB R	SDA R
с	RRCB (1 bit) R	RRC (1 bit) R
D	RSVD	SLAL R SRAL
E	RRCB (2 bits) R	RRC (2 bits) R
F	RSVD	SDAL R



LOWER NIBBLE (HEX). LOWER INSTRUCTION BYTE

BA	BB
CPIB	CPI
IR	IR
LDIB	LDI
IR — IR	IR-IR
LDIRB	LDIR
IR — IR	IR-IR
CPSIB	CPSI
IR	IR
RSVD	RSVD
CPRIB	CPIR
IR	IR
RSVD	RSVD
CPSIRB	CPSIR
IŘ	IR
RSVD	RSVD
CPDB	CPD
IE	IR
LDDB	LDD
IR-IR	IR-IR
LDDRB	LDDR
IR-IR	IR-IR
CPSDB	CPSD
IR	IR
RSVD	RSVD
CPDRB	CPDR
IR	IR
RSVD	RSVD
CPSDRB	CPSDR
IR	IR
RSVD	RSVD

7B	7D					
IRET PC - (SSP)	RSVD					
RSVD	RSVD					
RSVD	LDCTL R – FCW					
RSVD	LDCTL R — RFRSH					
RSVD	LDCTL R — PSAPSEG					
RSVD	LDCTL R — PSAPOFF					
RSVD	LDCTL R - NSPSEG					
RSVD	LDCTL R — NSPOFF					
MSET	RSVD					
MRES	RSVD					
MBIT	LDCTL FCW-R					
RSVD	LDCTL RFRSH R					
,	LDCTL PSAPSEG - R					
MREQ R	LDCTL PSAPOFF R					
RSVD	LDCTL NSPSEG – R					
RSVD						
RSVD						

Table 4. Upper Instruction Byte

Table 5. **Upper Instruction Byte**

Table 6. **Upper Instruction Byte**

Table 7. **Upper** Instruction Byte

Topical Index

Instruction Description	Mnemonic	Data Types	Addressing Modes	Flags Affected		
Arithmetic						
Add with Carry	ADC	B, W	R	C, Z, S, V, D ¹ , H ¹		
Add	ADD	B, W, L	R, IM, IR, DA, X	C, Z, S, V, D ¹ , H ¹		
Compare (Immediate)	CP	B, W	IR, DA, X	C, Z, S, V		
Compare (Register)	CP	B, W, L	R, IM, IR, DA, X	C, Z, S, V		
Decimal Adjust Bit	DAB	В	IR	C, Z, S		
Decrement	DEC	B, W	R, IR, DA, X	Z, S, V		
Divide	DIV	Ŵ, L	. R, IM, IR, DA, X	C, Z, S, V		
Extend Sign	EXTS	B, W, L	R	C, Z, S, V		
Increment	INC	B, W	R, IR, DA, X	Z, S, V		
Multiply	MULT	W, L	R, IM, IR, DA, X	C, Z, S, V_{2}		
Negate	NEG	B, W	R, IR, DA, X	C, Z, S, V		
Subtract with Carry	SBC	B, W	R	C, Z, S, V, D ¹ , H ¹		
Subtract	SUB	B, W, L	R, IM, IR, DA, X	C, Z, S, V, D ¹ , H ¹		
Bit Manipulation						
Bit Test	BIT	в, W	R	Z		
Bit Reset (Static)	RES	В, W	R, IR, DA, X	-		
Bit Reset (Dynamic)	RES	В, W	R R	_		
Bit Set (Static)	SET	В, W	R, IR, DA, X			
Bit Set (Dynamic)	SET	В, W	R R	_		
Bit Test and Set	TSET	В, W	R, IR, DA, X	S		
Block Transfer and String Manipulation						
Compare and Decrement	CPD	B, W	IR	C, Z, S, V		
Compare, Decrement, and Repeat	CPDR	В, W	IR	C, Z, S, V		
Compare and Increment	CPI	B, W	IR	C, Z, S, V C, Z, S, V		
Compare, Increment, and Repeat	CPIR	B, W	IR	C, Z, S, V C, Z, S, V		
Compare String and Decrement	CPSD	B, W	IR	C, Z, S, V C, Z, S, V		
Compare String Decrement, and Repeat	CPSDR	B, W B, W	IR	C, Z, S, V C, Z, S, V		
Compare String and Increment	CPSI	B, W B, W	IR	C, Z, S, V		
Compare String, Increment, and Repeat	CPSIR	B, W	IR	C, Z, S, V C, Z, S, V		
Load and Decrement	LDD	B, W B, W	IR	V V		
Load, Decrement, and Repeat	LDD	В, W В, W	IR	v		
Load and Increment	LDI	В, W	IR	v		
Load Increment, and Repeat	LDI	B, W	IR	v		
Translate and Decrement	TRDB	B, W	IR	Z, V		
Translate and Decrement, and Repeat	TRDB	B	IR	Z, V Z, V		
· · ·	TRIB	B	IR			
Translate and Increment Translate, Increment, and Repeat	TRIRB	B	IR	Z, V Z, V		
	TRTDB	B	IR	Z, V Z, V		
Translate, Test, and Decrement Translate, Test, Decrement, Repeat	TRTDB	B	IR	Z, V Z, V		
			IR			
Translate, Test, and Increment Translate, Test, Increment, and Repeat	TRTIB TRTIRB	B B	IR	Z, V Z, V		
CPU Control Instructions Complement Flag	COMFLG			C ² , Z ² , S ² , P ² , V ²		
Disable Interrupt	DI	_	_			
Enable Interrupt	EI					
Halt	HALT	_	_			
Load Control Register (from register)	LDCTL		R	$\overline{C^2}$, Z^2 , S^2 , P^2 , D^2 , H^2		
Load Control Register (to register)	LDCTL					
Load Program Status	LDPS		IR, DA, X	 С, Z, S, P, D, H		
Multi-Bit Test	MBIT			S, 2, 3, 1, 9, 11		
Multi-Micro Request	MREQ			Z, S		
Multi-Micro Reguest Multi-Micro Reset	MRES	_	_	<u>ц, о</u>		
Multi-Micro Reset Multi-Micro Set	MSET	_				
		_	_	-		
No Operation Report Flag	NOP RESFLG	_		C ² , Z ² , S ² , P ² , V ²		
Reset Flag Set Flag	SETFLG			$C^{2}, Z^{2}, S^{2}, P^{2}, V^{2}$ $C^{2}, Z^{2}, S^{2}, P^{2}, V^{2}$		
			· · · · · · · · · · · · · · · · · · ·	0,0,1,0,1,1		


1. Flag affected only for byte operation.

2. Flag modified only if specified by the instruction.

Topical Index (Continued)

Instruction Description	Mnemonic	Data Types	Addressing Modes	Flags Affected
Input/Output Instructions ³			Regular Special	
Input	(S)IN ³	B, W	IR, DA (DA)	
Input and Decrement	(S)IND ³	B, W	IR (IR)	V
Input, Decrement and Repeat	(S)INDR ³	B, W	IR (IR)	V
Input and Increment	(S)INI ³	B, W	IR (IR)	V
Input, Increment, and Repeat	(S)INIR ³	B, W	IR (IR)	V
Output	(S)OUT ³	B, W	IR, DA (DA)	_
Output and Decrement	(S)OUTD ³	B, W	IR (IR)	V
Output, Decrement, and Repeat	(S)OUTDR ³	B, W	IR (IR)	V
Output and Increment	(S)OUTI ³	B, W	IR (IR)	V
Output, Increment, and Repeat	(S)OUTIR ³	B, W	IR (IR)	V
Logical Instructions				· · · · · · · · · · · · · · · · · · ·
And	AND	В, W	R, IM, IR, DA, X	Z, S, P
Complement	COM	В, W	R, IR, DA, X	Z, S, P
Or	OR	B, W	R, IM, IR, DA, X	Z, S, P
Test	TEST	B, W, L	R, IR, DA, X	Z, S, P
Test Condition Code	TCC	B, W	R	
Exclusive Or	XOR	B, W	R, IM, IR, DA, X	Z, S, P
Program Control Instructions				
Call Procedure	CALL		IR, DA, X	
Call Procedure Relative	CALR		RA	
Decrement, Jump if Not Zero	DJNZ	B, W	RA	
Interrupt Return	IRET			C, Z, S, P, D, H
Jump	JP		IR, DA, X	
Jump Relative	JR		RA	
Return From Procedure	RET			-
System Call	SC			
Rotate and Shift Instructions				
Rotate Left	RL	B, W	R	
Rotate Left Through Carry	RLC	B, W	R	C, Z, S, V
Rotate Left Digit	RLDB	В	R	Z, S
Rotate Right	RR	B, W	R	C, Z, S, V
Rotate Right Through Carry	RRC	B, W	R	C, Z, S/ V
Rotate Right Digit	RRDB	B	R	Z, S
Shift Dynamic Arithmetic	SDA	B, W, L	R	C, Z, S, V
Shift Dynamic Logical	SDL	B, W, L	R	C, Z, S, V
Shift Left Arithmetic	SLA	B, W, L	R	C, Z, S, V
Shift Left Logical	SLL	B, W, L	R	C, Z, S, V
Shift Right Arithmetic	SRA	B, W, L	R	C, Z, S, V
Shift Right Logical	SRL	B, W, L	R	C, Z, S, V

Each I/O instruction has a Special counterpart used to alert other devices that a Special I/O transaction is occur-ring. The Special I/O mnemonic is S + Regular mnemonic. Refer to section 6.2.8 for further details.





Z8001 General Purpose Registers




	Reg	ister		Binary	Hex
RQ0	RR0	RO	RHO	0000	0
		Rl	RH1	0001	1
	RR2	R2	RH2	0010	2
		R3	RH3	0011	3
RQ4	RR4	R4	RH4	0100	4
		R5	RH5	0101	5
	RR6	R6	RH6	0110	6
		R7	RH7	0111	7
RQ8	RR8	R8	RLO	1000	8
		R9	RL1	1001	9
	RR10	R10	RL2	1010	А
		R11	RL3	1011	В
RQ12	RR12	R12	RL4	1100	С
		R13	RL5	1101	D
	RR14	R14	RL6	1110	Е
		R15	RL7	1111	F

Binary Encoding for Register Fields







Program Status Blocks

PROGRAM STATUS AREA POINTER (PSAP)								
	OFFSET	Z8001		Z8002	BYTE OFF DECIMAL	HEX		
HEX	DECIMAL		RESERVED		O	0		
0	0		RESERVED		U	v		
8	8	RESERVED FCW	EXTENDED	FCW	4	4		
		PC OFFSET	TRAP	PC				
10	16	RESERVED FCW	PRIVILEGED	FCW	8	8		
		SEG PC OFFSET	TRAP	PC				
18	24	RESERVED FCW	.SYSTEM CALL	FCW	12	с		
		PC OFFSET	TRAP	PC				
20	32	RESERVED FCW	SEGMENT	NOT USED	16	10		
		PC OFFSET	TRAP					
28	40	RESERVED FCW	NON-MASKABLE	FCW	20	14		
		PC OFFSET		PC				
30	48	RESERVED FCW	NON-VECTORED	FCW	24	18		
		PC OFFSET	INTERROPT	PC				
38	56	RESERVED FCW		FCW	28	10		
3C	60	PC OFFSET		PC1	30	1E		
40	64	PC2 OFFSET	VECTORED	PC2	32	20		
44	68	PC3 OFFSET		PC3	34	22		
i	÷					i		
		SEG PCn OFFSET	}	PCn				
23A	570				540	21C		

Program Status Area


Condition Codes

Code	Meaning	Flag Setting	Binary
F	Always false*		0000
	Always true		1000
Z	Zero	Z = 1	0110
NZ	Not zero	Z = 0	1110
С	Carry	C = 1	0111
NC	No carry	C = 0	1111
PL	Plus	S = 0	1101
MI	Minus	S = 1	0101
NE	Not equal	Z = 0	1110
EQ	Equal	Z = 1	0110
OV	Overflow	V = 1	0100
NOV	No overflow	V = 0	1100
PE	Parity even	P = 1	0100
PO	Parity odd	P = 0	1100
GE	Greater than or equal	(S XOR V) = 0	1001
LT	Less than	(S XOR V) = 1	0001
GT	Greater than	(Z OR (S XOR V)) = 0	1010
LE	Less than or equal	(Z OR (S XOR V)) = 1	0010
UGE	Unsigned greater than or equal	C = 0	1111
ULT	Unsigned less than	C = 1	0111
UGT	Unsigned greater than	((C = 0) AND (Z = 0)) = 1	1011
ULE	Unsigned less than or equal	(C OR Z) = 1	0011

This table provides the condition codes and the flag settings they represent.


Note that some of the condition codes correspond to identical flag settings: i.e., Z-EQ, NZ-NE, NC-UGE, PE-OV, PO-NOV.

*Presently not implemented in PLZ/ASM Z8000 compiler.



Addressable Data Elements

Z8000 Addressing Modes



*Do not use R0 or RR0 as indirect, index, or base registers.

Powers of 2 and 16

2 ⁿ	n		16 ⁿ	n
256	8	2° = 16°	1	0
512	9	2* = 161	16	1
1 024	10	2* = 16 ²	256	2
2 048	10	212 = 163	4 096	3
		216 = 164	65 536 1 048 576	4 5
4 096	12	2 ²⁰ = 16 ⁵	1 048 576	
8 192	13	$2^{24} = 16^{6}$	268 435 456	6 7
16 384	14	$2^{20} = 16^{7}$	4 294 967 296	8
32 768	15	$2^{32} = 16^8$ $2^{36} = 16^9$	68 719 476 736	9
65 536	16	$2^{36} = 16^{9}$ $2^{40} = 16^{10}$	1 099 511 627 776	10
131 072	17	2** = 16**	17 592 186 044 416	11
262 144	18	$2^{*0} = 16^{12}$	281 474 976 710 656	12
524 288	19	$2^{52} = 16^{10}$	à 503 599 627 370 496	13
		256 = 1614	72 057 594 037 927 936	14
1 048 576	20	260 = 1615	1 152 921 504 606 846 976	15
2 097 152	21			
4 194 304	22		Powers of 16	
8 388 608	23			
16 777 216	24			
Powers of	1 2			

	8		7		6		5		4		3		2		1
Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	268,435,456	1	16,777,216	1	1,048,576	1	65,536	ļ	4,096	1	256	1	16	1	1
2	536,870,912	2	33,554,432	2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	805,306,368	3	50,331,648	3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	1,073,741,824	4	67,108,864	4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	1,342,177,280	5	83,886,080	5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	1,610,612,736	6	100,663,296	6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	1,879,048,192	7	117,440,512	7·	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	2,147,483,648	8	134,217,728	8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	2,415,919,104	9	150,994,944	9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A	2,684,354,560	A	167,772,160	A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10
в	2,952,790,016	В	184,549,376	В	11,534,336	В	720,896	В	45,056	В	2,816	В	176	В	11
С	3,221,225,472	С	201,326,592	с	12,582,912	С	786,432	с	49,152	с	3,072	с	192	с	12
D	3,489,660,928	D	218,103,808	D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
Ē	3,758,096,384	Е	234,881,024	E	14,680,064	E	917,504	E	57,344	Е	3,584	E	224	Е	14
F	4,026,531,840	F	251,658,240	F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
	8		7		6		5		4		3		2		1

Hexadecimal and Decimal Interger Conversion Table

To Convert Hexadecimal to Decimal

- Locate the column of decimal numbers corresponding to the left-most digit or letter of the hexadecimal: select from this column and record the number that corresponds to the position of the hexadecimal digit or letter.
- 2. Repeat step 1 for the units (second from the left) position.
- 3. Repeat step 1 for the units (third from the left) position.
- 4. Add the numbers selected from the table to form the decimal number.

To convert integer numbers greater than the capacity of the table, use the techniques below:

Hexadecimal to Decimal

Succesive cumulative mulitplication from left to right, adding units position.

Example:	D34 ₁₆ = 3380 ₁₀	Example:	
$D = 13$ $\times 16$ 208		Conversio Hexadecimo	
3 = +13		1. D	3328
211 × 16		2. 3	48
3376		3. 4	6
$4 = \frac{+4}{3380}$		4. Decimal	3380

To Convert Decimal to Hexadecimal

- (a) Select from the tabel the highest decimal number that is equal to or less than the number to be converted.
 - (b) Record the hexadecimal of the column containing the selected number.
 - (c) Subtract the selected decimal from the number to be converted.
- Using the remainder from step 1(c) repeat all of step 1 to develop the second position of the hexadecimal (and a remainder).
- 3. Using the remainder from step 2 repeat all of step 1 to develop the units position of the hexadecimal.
- 4. Combine terms to form the hexadecimal number.

Decimal to Hexadecimal

Divide and collect the remainder in reverse order.

Example: 3380 ₁₀ = D34 ₁₆	Example:			
163380 remainder	Conversion of Decimal Value			
16 211 4	-	3380		
16 13 3	1. D	- <u>3328</u>		
D		52		
	2.3	<u>- 48</u>		
		4		
	3. 4	4		
	4. Hexadecima!	D34		

ASCII Characters

Hexadecimal	Character	Meaning	Hexadecimal	Character
00	NUL	NULL Character	40	@
01	SOH	Start of Heading	41	Ă
02	STX	Start of Text	42	в
03	ETX	End of Text	43	ē
04	EOT	- End of Transmission	44	D
05	ENQ	Enquiry	45	Ē
05	ACK	Acknowledge	45	F
07	BEL	Bell	40	G
	BS			н — —
09	ВЗ НТ	- Backspace	48	<i>I</i>
		Horizontal Tabulation	49 4A	J .
0A 0B	LF	Line Feed	4A 4B	ĸ
	VT	Vertical Tabulation		L
0C	FF	- Form Feed	4C	
0D	CR	Carriage Return	4D	М
OE	SO	Shift Out	4E	N
OF	SI	Shift In	4F	0
10	DLE	– Data Link Escape –––––	50	P
11	DC1	Device Control 1	51	Q
12	DC2	Device Control 2	52	R
13	DC3	Device Control 3	53	S
14	DC4	Device Control 4	54	T
15	NAK	Negative Acknowledge	55	U
16	SYN	Synchronous Idle	56	v
17	ETB	End of Transmission Block	57	w
18	CAN	- Cancel	58	X
19	EM	End of Medium	59	Ŷ
IA	SUB	Substitute	5A	Ž
18	ESC	Escape	5B	Į –
	FS	- File Separator		· · · · · · · · · · · · · · · · · · ·
1D	F3 GS		5D	\
1D 1E	RS	Group Separator]
		Record Separator	5E	*
1F	US	Unit Separator	5F	
20	SP	- Space	60	
21	!		61	a
22			62	b
23	#		63	C.
24	\$		64	d
25	%		65	e
26	&		66	f
27	`		67	g
28	(68	h
29)		69	i
2A	•		6A	j
2B	+		6B -	ķ
2C	/		6C	ï
2D	-		6D	m
2E			6E	n
2E 2F	· · ·		6F	0
30	ó		70	
31	1		70	p
32	2		72	q
32	2		73	r
33	4		74	S
				t
35	5		75	u
36	6		76	v
. 37	7		. 77	w
	8		78	x
39	9		79	У
3A	:		7A	z
3B	;		7B	{
3C	<		7C	i
3D	=		7D	· j
3E	>		7E	J ~
3F	?		7F	DEL Delete
			••	222 201616

192

SALES OFFICES

AUSTRALIA

NSW 2027 EDGECLIFF Suite 211, Edgecliff centre 203-233, New South Head Road Tel. (61-2) 327.39.22 Telex: 071 126911 TCAUS Telefax: (61-2) 327.61.76

BRAZIL

05413 SÃO PAULO R. Henrique Schaumann 286-CJ33 Tel. (55-11) 883-5455 Telex: (391)11-37988 "UMBR BR" Telefax : 11-551-128-22367

CANADA

BRAMPTON, ONTARIO 341 Main St. North Tel. (416) 455-0505 Telefax: 416-455-2606

CHINA

BEIJING

Beijing No. 5 Semiconductor Device Factory 14 Wu Lu Tong Road Da Shang Mau Wai Tel. (861) 2024378 Telex 222722 STM CH

DENMARK

2730 HERLEV Herley Tory, 4 Tel. (45-42) 94.85.33 Telex: 35411 Telefax: (45-42) 948694

FINLAND

LOHJA SF-08150 Karjalankatu, 2 Tel. 12.155.11 Telefax. 12.155.66

FRANCE

94253 GENTILLY Cedex

7 - avenue Gallieni - BP. 93 Tel.: (33-1) 47.40.75.75 Telex: 632570 STMHQ Telefax: (33-1) 47.40.79.10

67000 STRASBOURG

20, Place des Halles Tel. (33) 88.75.50.66 Telex: 870001F Telefax: (33) 88.22.29.32

HONG KONG

WANCHAI

22nd Floor - Hopewell centre 183 Queen's Road East Tel. (852-5) 8615788 Telex: 60955 ESGIES HX Telefax: (852-5) 8656589

INDIA

NEW DELHI 110001

Liason Office 62, Upper Ground Floor World Trade Centre Barakhamba Lane Tel. 3715191 Telex: 031-66816 STMI IN Telefax: 3715192

ITALY

20090 ASSAGO (MI) V.le Milanofiori - Strada 4 - Palazzo A/4/A Tel. (39-2) 89213.1 (10 linee) Telex: 330131 - 330141 SGSAGR Telefax: (39-2) 8250449

40033 CASALECCHIO DI RENO (BO)

Via R. Fucini, 12 Tel. (39-51) 591914 Telex: 512442 Telefax: (39-51) 591305

00161 ROMA Via A. Torlonia, 15 Tel. (39-6) 8443341 Telex: 620653 SGSATE I Telefax: (39-6) 8444474

JAPAN

TOKYO 108 Nisseki - Takanawa Bld. 4F 2-18-10 Takanawa Minato-Ku Tel. (81-3) 280-4121 Telefax: (81-3) 280-4131

KOREA

SEOUL 121 8th floor Shinwon Building 823-14, Yuksam-Dong Kang-Nam-Gu Tel. (82-2) 553-0399 Telex: SGSKOR K29998 Telefax: (82-2) 552-1051

NETHERLANDS

5612 AM EINDHOVEN

Dillenburgstraat 25 Tel.: (31-40) 550015 Telex: 51186 Telefax: (31-40) 528835

SINGAPORE

SINGAPORE 2056

28 Ang Mo Kio - Industrial Park 2 Tel. (65) 4821411 Telex: RS 55201 ESGIES Telefax: (65) 4820240

SPAIN

08021 BARCELONA Calle Platon, 6 4th Floor, 5th Door Tel. (34-3) 4143300-4143361 Telefax: (34-3) 2021461

28027 MADRID

Calle Albacete, 5 Tel. (34-1) 4051615 Telex: 27060 TCCEE Telefax: (34-1) 4031134

SWEDEN

S-16421 KISTA Borgarfjordsgatan, 13 - Box 1094 Tel.: (46-8) 7939220 Telex: 12078 THSWS Telefax: (46-8) 7504950

SWITZERLAND

1218 GRAND-SACONNEX (GENÈVA)

Chemin Francois-Lehmann, 18/A Tel. (41-22) 7986462 Telex: 415493 STM CH Telefax: (41-22) 7984869

TAIWAN

TAIPEI 12th Floor 571, Tun Hua South Road Tel. (886-2) 755-4111 Telex: 10310 ESGIE TW Telefax: (886-2) 755-4008

UNITED KINGDOM and EIRE

MARLOW, BUCKS Planar House, Parkway Globe Park Tel.; (44-628) 890800 Telex: 847458 Telefax: (44-628) 890391

SALES OFFICES

U.S.A.

NORTH & SOUTH AMERICAN MARKETING HEADQUARTERS 1000 East Bell Road Phoenix, AZ 85022-2699 (1)-(602) 867-6100

SALES COVERAGE BY STATE

ALABAMA Huntsville - (205) 533-5995

ARIZONA Phoenix - (602) 867-6340

CALIFORNIA Santa Ana - (714) 957-6018 San Jose - (408) 452-8585

COLORADO Boulder (303) 449-9000

ILLINOIS Schaumburg - (708) 517-1890

INDIANA Kokomo - (317) 459-4700

MASSACHUSETTS Lincoln - (617) 259-0300

MICHIGAN Livonia - (313) 462-4030 NEW JERSEY Voorhees - (609) 772-6222

NEW YORK Poughkeepsie - (914) 454-8813 NORTH CAROLINA

Raleigh - (919) 787-6555

Carrollton - (214) 466-8844

FOR RF AND MICROWAVE POWER TRANSISTORS CONTACT THE FOLLOWING REGIONAL OFFICES IN THE U.S.A.

NEW JERSEY Somerset (201) 563-6575

PENNSYLVANIA Montgomeryville - (215) 362-8500

WEST GERMANY

6000 FRANKFURT

Gutleutstrabe 322 Tel. (49-69) 237492 Telex: 176997 689 Telefax: (49-69) 231957 Teletex: 6997689=STVBP

8011 GRASERUNN Bretonischer Ring 4 Neukeferloh Technopark Tel.: (49-89) 460060 Telex: 528211 Telefax: (49-89) 4605454 Teletex: 897107=STDISTR

3000 HANNOVER 1 Eckenerstrasse 5 Tel. (49-511) 634191 Telex 175118418 Teletex: 5118418 csfbeh Telefax: (49-511) 633552

8500 NÜRNBERG 20 Erlenstegenstrasse, 72 Tel.: (49-911) 597032 Telex: 626243 Telefax: (49-911) 5980701

5200 SIEGBURG Frankfurter Str. 22a Tel. (49-2241) 660 84-86 Telex: 889510 Telefax: (49-2241) 67584

7000 STUTTGART Oberer Kirchhaldenweg 135 Tel. (49-711) 692041 Telex: 721718 Telefax: (49-711) 691408

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all informations previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1990 SGS-THOMSON Microelectronics – Printed in Italy – All Rights Reserved TM-Z8000 is a trademark of Zilog Inc.

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - China - France - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - United Kingdom - U.S.A. - West Germany

AGC - GESSATE (MI)



BELL INDUSTRIES Electronic Distribution Group

1161 N. Fairoaks Avenue Sunnyvale, California 94089 (408) 734-8570 FAX NO. (408) 734-8875

ORDER CODE: DBZ8000PMST/1